

ADuM360N/ADuM362N

3.0 kV rms 6-Channel Digital Isolator

FEATURES

- ▶ High common-mode transient immunity: 180 kV/µs typical
- ▶ High robustness to radiated and conducted noise
- ▶ Low propagation delay
 - ▶ 6.2 ns typical (10 ns maximum) for 5 V operation
- ▶ Low dynamic power consumption, <1.65 mA/ch at 1 Mbps
- ▶ 2.25 V to 5.5 V level translation
- ▶ 150 Mbps maximum guaranteed data rate for 5 V operation
- ▶ High temperature operation: 125°C
- ▶ 16-lead, RoHS compliant, QSOP package
- ▶ Safety and regulatory approvals
 - ▶ UL 1577
 - \triangleright V_{ISO} = 3000 V_{RMS} for 1 minute
 - ▶ DIN EN IEC 60747-17
 - ► V_{IORM} = 636 V_{PEAK}
 - ▶ IEC/EN/CSA 62368-1
 - ▶ IEC/CSA 60601-1
 - ▶ IEC/CSA 61010-1
 - ► CQC GB 4943.1 (pending)
- ▶ ±8 kV IEC 61000-4-2 ESD protection across isolation barrier
- ±8 kV HBM ESD protection on input/output pins
- ► Fail-safe high (N1) or low (N0) options

APPLICATIONS

- ▶ Serial-peripheral interface (SPI) data converter isolation
- ▶ RS-485 and controller area network with flexible data rate (CAN FD) industrial field bus isolation
- ▶ PWM controller signal isolation
- ▶ General-purpose multichannel isolation

GENERAL DESCRIPTION

The ADuM360N/ADuM362N¹ are 6-channel digital isolators based on Analog Devices, Inc., *i*Coupler® technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and back-to-back monolithic air core transformer technology, these isolation components provide outstanding performance characteristics and meet CISPR 32/EN 55032 Class B limits at 5 Mbps. The maximum propagation delay is 10 ns with a pulse-width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.

The ADuM360N/ADuM362N data channels are independent and are available in a variety of configurations with a withstand voltage rating of 3 kV rms (see Figure 20). The devices operate with the supply voltage on either side ranging from 2.25 V to 5.5 V, which provides compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

Two different fail-safe options are available, by which the outputs transition to a predetermined state when the input power supply is not applied.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

ESD Caution......15

TABLE OF CONTENTS

Features......1

Applications1	Pin Configurations and Function Descriptions	.16
General Description1	Typical Performance Characteristics	. 18
Functional Block Diagram3	Theory of Operation	.19
Specifications4	Truth Table	. 20
Electrical Characteristics—5 V Operation4	Applications Information	. 21
Electrical Characteristics—3.3 V Operation 7	Printed Circuit Board (PCB) Layout	21
Electrical Characteristics—2.5 V Operation 10	Propagation Delay Related Parameters	
Insulation Specifications12	Jitter Measurement	21
Regulatory Information13	Insulation Lifetime	. 21
Recommended Operating Conditions14	Outline Dimensions	. 23
Absolute Maximum Ratings15	Ordering Guide	
Electrostatic Discharge (ESD) Ratings15	Evaluation Boards	. 24
REVISION HISTORY		
4/2025—Rev. A to Rev. B		
Deleted ADuM363N (Universal)		
Changes to Features Section		
Deleted Figure 3; Renumbered Sequentially		
Changes to Table 8		
Deleted Figure 7 and Table 15; Renumbered Sequentia		
Deleted Figure 12 and Figure 13		
Changes to Ordering Guide		
Change to Evaluation Boards		. 24
3/2025—Rev. 0 to Rev. A		,
Added ADuM360N and ADuM363N (Universal)		
Changes to Features Section		
Added Figure 1 and Figure 3; Renumbered Sequentially		
Changes to Table 1 and Table 2 Changes to Table 3 and Table 4		
Changes to Table 5 and Table 6		
Changed Insulation Characteristics Section to Insulation		
Changes to Insulation Specifications Section	•	
Changes to Table 7 and Figure 4		
Changes to Table 8		
Changes to Table 12 Title		
Added Figure 5		
Added Table 13; Renumbered Sequentially		
Added Figure 7 and Table 15		
Added Figure 8, Figure 9, Figure 12, and Figure 13		
Changes to Figure 20		
Changes to lighte 20		
Changes to Ordering Guide		
Changes to Ordering Guide		
Changes to Evaluation boards		

FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADuM360N Functional Block Diagram




Figure 2. ADuM362N Functional Block Diagram

analog.com Rev. B | 3 of 24

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 5 V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V \leq V_{DD1} \leq 5.5 V, 4.5 V \leq V_{DD2} \leq 5.5 V, and -40° C \leq T_A \leq +125°C, unless otherwise noted. Switching specifications are tested with C_L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 1. Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within pulse-width distortion (PWD) limit
Data Rate		150			Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		6.2	10	ns	50% input to 50% output
Pulse-Width Distortion	PWD		0.3	3	ns	t _{PLH} - t _{PHL}
Change vs. Temperature			4.3		ps/°C	
Propagation Delay Skew	t _{PSK}			4.1	ns	Between any two units at the same temperature voltage, and load
Channel Matching						
Codirectional	t _{PSKCD}		0.3	3.0	ns	
Opposing Direction	t _{PSKOD}		0.3	3.0	ns	
Jitter ¹	, sings					For more details, see the Jitter Measurement section
Random Jitter, RMS $(1\sigma)^2$	t _{JIT(RJ)}		5.4		ps	1 MHz clock input, all channels switching
Deterministic Jitter, Peak-to-Peak ^{3, 4}	t _{JIT(DJ)}		104		ps	100 Mbps, 2 ¹⁵ – 1 PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) 1 × 10 ⁻¹²	t _{JIT(TJ)}					100 Mbps, 2 ¹⁵ – 1 PRBS input ⁵
Without Crosstalk			198		ps	Single channel switching
With Crosstalk			260		ps	All channels switching
DC SPECIFICATIONS						Ţ,
Input Threshold Voltage						V_{lx}
Logic High	V _{IH}	$0.7 \times V_{DDx}$			V	
Logic Low	V _{IL}			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V _{HYS}		0.85		V	V _{IH} - V _{IL}
Output Voltage						
Logic High	V _{OH}	V _{DDx} - 0.1	V_{DDx}		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
		V _{DDx} - 0.4	V_{DDx} – 0.2		V	$I_{Ox}^{6} = -4 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V _{OL}		0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
			0.2	0.4	V	$I_{Ox}^{6} = 4 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel Quiescent Supply Current ADuM360N	l _l	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{Ix} \leq V_{DDx}$
ADUNIOUN	lan. (a)		1.02	1.4	mA	V ₁ ⁹ = 1 (N0), 0 (N1) ¹⁰
	I _{DD1 (Q)}		2.34	3.5	mA	$V_1^9 = 1 \text{ (NO)}, 0 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		11.22	14.8	mA	$V_1^9 = 1 \text{ (NO)}, 0 \text{ (N1)}^{10}$
	I _{DD1 (Q)} I _{DD2 (Q)}		4.95	6.9	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
ADuM362N	טטט (Q)		1.00	0.0		1 (110), 0 (111)
	I _{DD1 (Q)}		1.4	2.1	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		1.8	2.9	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$ $V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD1 (Q)}		9.3	12.6	mA	$V_1^9 = 1 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		7.1	9.7	mA	$V_1^9 = 1 \text{ (NO)}, 0 \text{ (N1)}^{10}$ $V_1^9 = 1 \text{ (NO)}, 0 \text{ (N1)}^{10}$

analog.com Rev. B | 4 of 24

Table 1. Electrical Characteristics (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Dynamic Supply Current						
Dynamic Input	I _{DDI (D)}		0.030		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	I _{DDO (D)}		0.104		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N, C _L = 0 nF
Undervoltage Lockout	UVLO					
Positive V _{DDx} Threshold	V _{UVLO+}		2.0	2.2	V	Rising supply voltage enable threshold
Negative V _{DDx} Threshold	V _{UVLO} -	1.7	1.8		V	Falling supply voltage lockout threshold
V _{DDx} Hysteresis	V _{UVLO_HYS}		0.2		V	UVLO hysteresis
UVLO Release Time	t _{UVLO}		60		μs	UVLO release delay after V _{UVLO+} threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ^{11, 12}	CM _H	100	180		kV/µs	$V_{Ix} = V_{DDx}, V_{CM} \ge 1000 \text{ V}, T_A = 125^{\circ}\text{C}$
	CM _L	100	180		kV/µs	$V_{IX} = 0 \text{ V}, V_{CM} \ge 1000 \text{ V}, T_A = 125^{\circ}\text{C}$

¹ Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 2. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	I _{DD1}		6.2	8.1	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		3.8	5.2	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		6.8	8.8	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		5.9	7.6	mA	C _L = 0 nF
100 Mbps						
Supply Current Side 1	I _{DD1}		9.4	11.4	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		12.7	15.2	mA	C _L = 0 nF
ADuM362N						
1 Mbps						
Supply Current Side 1	I _{DD1}		5.3	7.5	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		4.5	6.4	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		6.4	8.7	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		6.2	8.5	mA	$C_L = 0 \text{ nF}$

analog.com Rev. B | 5 of 24

² This specification is measured over a population of ~100,000 edges.

³ Peak-to-peak jitter specifications include jitter due to PWD.

⁴ This specification is measured over a population of ~300,000 edges.

Using the following formula: $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$.

⁶ I_{Ox} is the Channel x output current, where x = A, B, C, D, E, or F.

V_{IXH} is the input-side logic high.

⁸ V_{IxL} is the input-side logic low.

⁹ V_I is the voltage input.

¹⁰ N0 refers to the ADuM360N0/ADuM362N0 models, and N1 refers to the ADuM360N1/ADuM362N1 models. For more details, see the Ordering Guide section.

¹¹ Guaranteed by design and characterization, not subject to production test.

 $^{^{12}}$ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $(V_O) > 0.8 \text{ V}_{DDx}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_O > 0.8 \text{ V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 2. Total Supply Current vs. Data Throughput (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
100 Mbps						
Supply Current Side 1	I _{DD1}		10.4	13.9	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		11.5	16.8	mA	C _L = 0 nF

analog.com Rev. B | 6 of 24

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $T_A = 25^{\circ}C$, $V_{DD1} = V_{DD2} = 3.3$ V. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$, and $-40^{\circ}C \le T_A \le +125^{\circ}C$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 3. Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		6.6	10	ns	50% input to 50% output
Pulse-Width Distortion	PWD		0.5	3	ns	t _{PLH} - t _{PHL}
Change vs. Temperature			6.5		ps/°C	
Propagation Delay Skew	t _{PSK}			4.2	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t _{PSKCD}		0.5	3.0	ns	
Opposing Direction	t _{PSKOD}		0.5	3.0	ns	
Jitter ¹						For more details, see the Jitter Measurement section, all channels switching
Random Jitter, RMS $(1\sigma)^2$	t _{JIT(RJ)}		7.1		ps	1 MHz clock input
Deterministic Jitter, Peak-to-Peak ^{3, 4}	t _{JIT(DJ)}		124		ps	100 Mbps, 2 ¹⁵ – 1 PRBS input
Total Jitter, Peak-to-Peak, at Bit Error Rate (BER) 1 × 10 ⁻¹²	t _{JIT(TJ)}					100 Mbps, 2 ¹⁵ – 1 PRBS input ⁵
Without Crosstalk			232		ps	Single channel switching
With Crosstalk			257		ps	All channels switching
DC SPECIFICATIONS						-
Input Threshold Voltage						V_{lx}
Logic High	V _{IH}	0.7 × V _{DDx}			V	
Logic Low	V _{IL}			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V _{HYS}		0.7		V	V _{IH} – V _{IL}
Output Voltage						
Logic High	V _{OH}	V _{DDx} - 0.1	V_{DDx}		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
		V _{DDx} - 0.4	V_{DDx} - 0.2		V	$I_{Ox}^{6} = -2 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V _{OL}		0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
			0.2	0.4	V	$I_{Ox}^{6} = 2 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel	II	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Supply Current ADuM360N						
	I _{DD1 (Q)}		1.0	1.3	mA	V ₁ ⁹ = 1 (N0), 0 (N1) ¹⁰
	I _{DD2 (Q)}		2.2	3.3	mA	$V_1^9 = 1 (N0), 0 (N1)^{10}$
	I _{DD1 (Q)}		11.1	14.4	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
	I _{DD2 (Q)}		4.8	6.6	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
ADuM362N						
	I _{DD1 (Q)}		1.3	2.2	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		1.8	2.8	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
	I _{DD1 (Q)}		8.7	12.2	mA	$V_1^9 = 1 \text{ (N0), 0 (N1)}^{10}$
	I _{DD2 (Q)}		6.8	9.5	mA	$V_1^9 = 1 (N0), 0 (N1)^{10}$

analog.com Rev. B | 7 of 24

Table 3. Electrical Characteristics (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Dynamic Supply Current						
Dynamic Input	I _{DDI (D)}		0.026		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	I _{DDO (D)}		0.061		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N, $C_L = 0$ nF
Undervoltage Lockout	UVLO					
Positive V _{DDx} Threshold	V _{UVLO+}		2.0	2.2	V	Rising supply voltage enable threshold
Negative V _{DDx} Threshold	V _{UVLO} -	1.7	1.8		V	Falling supply voltage lockout threshold
V _{DDx} Hysteresis	V _{UVLO HYS}		0.2		V	UVLO hysteresis
UVLO Release Time	t _{UVLO}		60		μs	UVLO release delay after V _{UVLO+} threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ^{11, 12}	CM _H	100	180		kV/µs	V _{Ix} = V _{DDx} , V _{CM} ≥ 1000 V, T _A = 125°C
	CM _L	100	180		kV/µs	$V_{Ix} = 0 \text{ V}, V_{CM} \ge 1000 \text{ V}, T_A = 125^{\circ}\text{C}$

¹ Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 4. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	I _{DD1}		6.1	8.0	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		3.7	5.0	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		6.7	8.5	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		5.13	6.6	mA	C _L = 0 nF
100 Mbps						
Supply Current Side 1	I _{DD1}		8.7	10.6	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		9.5	11.6	mA	C _L = 0 nF
ADuM362N						
1 Mbps						
Supply Current Side 1	I _{DD1}		5.3	7.2	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		4.5	6.2	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		6.2	8.1	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		5.7	7.4	mA	$C_L = 0 \text{ nF}$

analog.com Rev. B | 8 of 24

² This specification is measured over a population of ~100,000 edges.

³ Peak-to-peak jitter specifications include jitter due to PWD.

⁴ This specification is measured over a population of ~300,000 edges.

⁵ Using the following formula: $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$.

⁶ I_{Ox} is the Channel x output current, where x = A, B, C, D, E, or F.

V_{IXH} is the input-side logic high.

⁸ V_{IxL} is the input-side logic low.

⁹ V_I is the voltage input.

¹⁰ N0 refers to ADuM360N0/ADuM362N0 models, and N1 refers to ADuM360N1/ADuM362N1 models. For more details, see the Ordering Guide section.

¹¹ Guaranteed by design and characterization, not subject to production test.

 $^{^{12}}$ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $(V_O) > 0.8 \text{ V}_{DDx}$. $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_O > 0.8 \text{ V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 4. Total Supply Current vs. Data Throughput (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
100 Mbps						
Supply Current Side 1	I _{DD1}		9.1	11.5	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		9.4	12.7	mA	C _L = 0 nF

analog.com Rev. B | 9 of 24

ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 2.5 V. Minimum/maximum specifications apply over the entire recommended operation range: 2.25 V \leq V_{DD1} \leq 2.75 V, 2.25 V \leq V_{DD2} \leq 2.75 V, -40°C \leq T_A \leq +125°C, unless otherwise noted. Switching specifications are tested with C_L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty-cycle signals.

Table 5. Electrical Characteristics

Table 5. Electrical Characteristics						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	10			ns	Within PWD limit
Data Rate		100			Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		7.2	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.3	4.5	ns	t _{PLH} - t _{PHL}
Change vs. Temperature			9.0		ps/°C	1.2.
Propagation Delay Skew	t _{PSK}			4.6	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t _{PSKCD}		0.4	5.0	ns	
Opposing Direction	t _{PSKOD}		0.4	5.0	ns	
Jitter ¹						For more details, see the Jitter Measurement section
Random Jitter, RMS $(1\sigma)^2$	t _{JIT(RJ)}		8.7		ps	1 MHz clock input, all channels switching
Deterministic Jitter, Peak to Peak ^{3, 4}	t _{JIT(DJ)}		172		ps	100 Mbps, 2 ¹⁵ – 1 PRBS
Total Jitter, Peak to Peak, at Bit Error Rate (BER) 1 × 10 ⁻¹²	t _{JIT(TJ)}				·	100 Mbps, 2 ¹⁵ – 1 PRBS ⁵
Without Crosstalk			309		ps	Single channel switching
With Crosstalk			424		ps	All channels switching
DC SPECIFICATIONS						-
Input Threshold Voltage						
Logic High	V _{IH}	0.7 × V _{DDx}			V	
Logic Low	V _{IL}			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V _{HYS}		0.65		V	V _{IH} - V _{IL}
Output Voltage						
Logic High	V _{OH}	V _{DDx} - 0.1	V_{DDx}		V	$I_{Ox}^{6} = -20 \mu A, V_{Ix} = V_{IxH}^{7}$
		V _{DDx} - 0.4	V_{DDx} – 0.2		V	$I_{Ox}^{6} = -2 \text{ mA}, V_{Ix} = V_{IxH}^{7}$
Logic Low	V _{OL}		0.0	0.1	V	$I_{Ox}^{6} = 20 \mu A, V_{Ix} = V_{IxL}^{8}$
			0.2	0.4	V	$I_{Ox}^{6} = 2 \text{ mA}, V_{Ix} = V_{IxL}^{8}$
Input Current per Channel	l _l	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
Quiescent Supply Current ADuM360N						
	I _{DD1 (Q)}		1.0	1.4	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		2.2	3.3	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD1 (Q)}		11.2	14.6	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		4.8	6.7	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
ADuM362N	DDE (Q)					
	I _{DD1 (Q)}		1.4	2.2	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		1.8	2.8	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
	I _{DD1 (Q)}		8.7	12.2	mA	$V_1^9 = 0 \text{ (N0)}, 1 \text{ (N1)}^{10}$
	I _{DD2 (Q)}		6.8	9.8	mA	$V_1^9 = 0 \text{ (N0), } 1 \text{ (N1)}^{10}$
Dynamic Supply Current	DDL (\(\alpha\)					
Dynamic Input	I _{DDI (D)}		0.026		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N
Dynamic Output	I _{DDO (D)}		0.050		mA/Mbps	Inputs switching, 50% duty cycle, ADuM360N

analog.com Rev. B | 10 of 24

Table 5. Electrical Characteristics (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Undervoltage Lockout						
Positive V _{DDx} Threshold	V _{UVLO+}		2.0	2.2	V	Rising supply voltage enable threshold
Negative V _{DDx} Threshold	V _{UVLO} -	1.7	1.8		V	Falling supply voltage lockout threshold
V _{DDx} Hysteresis	V _{UVLO_HYS}		0.2		V	UVLO hysteresis
UVLO Release Time	t _{UVLO}		60		μs	UVLO release delay after V _{UVLO+} threshold
AC SPECIFICATIONS						
Output Rise/Fall Time	t_R/t_F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ^{11, 12}	CM _H	100	180		kV/µs	$V_{Ix} = V_{DDx}, V_{CM} \ge 1000 \text{ V}, T_A = 125^{\circ}\text{C}$
	CM _L	100	180		kV/µs	$V_{Ix} = 0 \text{ V}, V_{CM} \ge 1000 \text{ V}, T_A = 125^{\circ}\text{C}$

¹ Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

Table 6. Total Supply Current vs. Data Throughput

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
ADuM360N						
1 Mbps						
Supply Current Side 1	I _{DD1}		6.0	8.0	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		3.7	5.0	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		6.7	8.4	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		4.7	6.3	mA	C _L = 0 nF
100 Mbps						
Supply Current Side 1	I _{DD1}		8.4	10.6	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		8.2	10.2	mA	C _L = 0 nF
ADuM362N						
1 Mbps						
Supply Current Side 1	I _{DD1}		5.1	7.2	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		4.5	6.1	mA	C _L = 0 nF
25 Mbps						
Supply Current Side 1	I _{DD1}		5.7	7.9	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		5.3	7.1	mA	C _L = 0 nF
100 Mbps						
Supply Current Side 1	I _{DD1}		8.4	10.4	mA	C _L = 0 nF
Supply Current Side 2	I _{DD2}		8.2	10.2	mA	$C_1 = 0 \text{ nF}$

analog.com Rev. B | 11 of 24

² This specification is measured over a population of ~100,000 edges.

³ Peak-to-peak jitter specifications include jitter due to PWD.

⁴ This specification is measured over a population of ~300,000 edges.

⁵ Using the following formula: $t_{JIT(TJ)} = 14 \times t_{JIT(RJ)} + t_{JIT(DJ)}$.

 $^{^{6}}$ I_{Ox} is the Channel x output current, where x = A, B, C, D, E, or F.

⁷ V_{IxH} is the input-side logic high.

 $^{^{\}rm 8}~~V_{\rm IxL}$ is the input-side logic low.

⁹ V_I is the voltage input.

¹⁰ N0 refers to ADuM360N0/ADuM362N0 models, and N1 refers to ADuM360N1/ADuM362N1 models. For more details, see the Ordering Guide section.

¹¹ Guaranteed by design and characterization, not subject to production test.

^{12 |}CM_H| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V_O) > 0.8 V_{DDx}. |CM_L| is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

INSULATION SPECIFICATIONS

The ADuM360N/ADuM362N are suitable for reinforced electrical insulation only within the safety ratings, as shown in Figure 3. Maintenance of the safety ratings is ensured by means of suitable protective circuits.

Table 7. RQ-16 Insulation Characteristics

Parameter	Symbol	Conditions	Value	Unit
CLASSIFICATIONS				
Overvoltage Category per IEC 60664-1		For rated mains voltage ≤ 150 V _{RMS}	I to IV	-
	_	For rated mains voltage ≤ 300 V _{RMS}	I to III	-
Climatic Classification	_		40/125/21	-
Pollution Degree	-	Per DIN VDE V 0110 (refer to Table 1 of the DIN VDE standard)	2	-
IEC 60747-17 (REINFORCED INSULATION)				
Maximum Working-Isolation Voltage	V _{IOWM}	AC voltage, end of life test, f = 60 Hz	450	V _{RMS}
Maximum Repetitive-Peak Isolation Voltage	V _{IORM}	Continuous PEAK voltage	636	V _{PEAK}
Maximum Transient-Isolation Voltage	V _{IOTM}	$V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 sec (100% production)	4242	V _{PEAK}
Maximum Surge-Isolation Voltage	V _{IOSM}	$V_{TEST} \ge 1.3 \times V_{IMP}$ (sample test), tested in oil, waveform per IEC 6100-4-5	10,000	V _{PEAK}
Maximum Impulse Voltage	V _{IMP}	Surge voltage in air, waveform per IEC 61000-4-5	4000	V _{PEAK}
Input-to-Output Test Voltage	V_{PR}		1192	V _{PEAK}
Apparent Charge	q _{PD}	Method b1 (100% production), $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ sec, $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ sec	5	pC
UL1577				
Maximum Withstanding Isolation Voltage	V _{ISO}	V_{TEST} = 1.2 × V_{ISO} , t = 1s (100% production)	3000	V _{RMS}
PACKAGE CHARACTERISTICS				
Minimum External Creepage	CPG	Measured from input terminals to output terminals, shortest distance path along body per IEC 60664-1	3.5	mm
Minimum External Clearance	CLR	Measured from input terminals to output terminals, shortest distance through air per IEC 60664-1	3.5	mm
Distance Through Insulation	DTI	Minimum internal	34	μm
Comparative Tracking Index	СТІ	Per IEC 60112	>600	V
Material Group		Per IEC 60664-1	1	-
Resistance (Input to Output) ¹	R _{IO}	V _{IO} = 500 V, T _A = 25°C	10 ¹³	Ω
		V _{IO} = 500 V, T _A = T _S	10 ⁹	Ω
Capacitance (Input-to-Output) ¹	C _{IO}	f = 1 MHz	4	pF
IC Junction-to-Air Thermal Impedance	θ_{JA}	Simulated per JEDEC JESD-51	88.28	°C/W
SAFETY LIMITING VALUES				
Maximum Ambient-Safety Temperature	T _S		150	°C
Maximum Total Power Dissipation	Ps	Total power dissipation at 25°C	1.42	W
Derating above Ambient	-	T _A >25°C, see Figure 3	11.4	mW/°C

¹ Device is measured as a 2-terminal device with Pin 1 through Pin 4 connected and Pin 5 through Pin 8 connected.

analog.com Rev. B | 12 of 24




Figure 3. Thermal Derating Curve for RQ-16 Package, Dependence of Safety Limiting Values, per IEC 60747-17

REGULATORY INFORMATION

For details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels, see Table 11. Certifications are available at Safety and Regulatory Certification for Digital Isolation.

Table 8. RQ-16 [QSOP] Package

Regulatory Agency	Standard Certification/Approval	File
UL	UL1577	E214100
	Single protection, 3000 V _{RMS} isolation voltage ¹	
TÜV Süd	DIN EN IEC 60747-17	B0562320029
	Reinforced insulation, 636 V _{PEAK} ²	
CSA	IEC EN/CSA 62368-1	205078
	Basic insulation at 350 V _{RMS}	
	Reinforced insulation at 175 V _{RMS}	
	IEC/CSA 60601-1	
	Basic insulation (1 MOPP), 187 V _{RMS}	
	IEC/CSA 61010-1	
	Basic insulation at 300 V _{RMS}	
	Reinforced insulation at 150 V _{RMS}	
TÜV Süd (pending)	EN IEC 62368-1	Pending
	Basic insulation at 350 V _{RMS}	
	Reinforced insulation at 175 V _{RMS}	
CQC (pending)	CQC GB 4943.1	Pending
	Basic insulation at 300 V _{RMS}	
	Reinforced insulation at 150 V _{RMS}	

¹ In accordance with UL 1577, each product is proof tested by applying an insulation test voltage ≥3600 V_{RMS} for 1 sec.

analog.com Rev. B | 13 of 24

² In accordance with IEC 60747-17, each product is proof tested by applying an insulation test voltage ≥1192 V_{PEAK} for 1 sec (partial-discharge detection limit = 5 pC).

RECOMMENDED OPERATING CONDITIONS

Table 9. Recommended Operating Conditions

Parameter	Symbol	Rating
Operating Temperature	T _A	-40°C to +125°C
Supply Voltages		
V_{DD1}		2.25 V to 5.5 V
V_{DD2}		2.25 V to 5.5 V
Input Signal Rise and Fall Times		1.0 ms

analog.com Rev. B | 14 of 24

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 10. Absolute Maximum Ratings

Parameter	Rating
Supply Voltages	
V _{DD1} to GND ₁	-0.5 V to +7.0 V
V _{DD2} to GND ₂	-0.5 V to +7.0 V
Input Voltages $(V_{IA}, V_{IB}, V_{IC}, V_{ID}, V_{IE}, V_{IF})^1$	-0.5 V to V _{DDI} + 0.5 V
Output Voltages (V_{OA} , V_{OB} , V_{OC} , V_{OD} , V_{OE} , V_{OF}) ²	-0.5 V to V _{DDO} + 0.5 V
Average Output Current per Pin ³	
Side 1 Output Current (I _{O1})	-10 mA to +10 mA
Side 2 Output Current (I _{O2})	-10 mA to +10 mA
Common-Mode Transients ⁴	-300 kV/µs to +300 kV/µs
Temperature	
Storage Range (T _{ST})	-65°C to +150°C
Ambient Operating Range (T _A)	-40°C to +125°C
Moisture Sensitivity Level	MSL3

¹ V_{DDI} is the input-side supply voltage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 11. Maximum Continuous Working Voltage, RQ-16 [QSOP] Package

Parameter	Rating ¹	Constraint
AC VOLTAGE		
Bipolar Waveform		
Basic Insulation	450 V rms	Rating limited by VIOWM ² (reinforced) rating per IEC60747-17
Reinforced Insulation	347 V rms	Rating limited by package creepage per IEC 60664-1:2020 in Pollution Degree 2 environment
DC VOLTAGE		
Basic Insulation	636 V DC	Rating limited by VIORM ³ (reinforced) rating per IEC60747-17
Reinforced Insulation	347 V DC	Rating limited by package creepage per IEC 60664-1:2020 in Pollution Degree 2 environment

Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier in a Pollution Degree 2 environment. For more details, see the Insulation Lifetime section.

- VIOWM is the RMS or equivalent DC voltage characterizing the specified long-term withstand capability of its isolation.
- ³ VIORM is the maximum repetitive peak-isolation voltage.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

International electrotechnical commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.

ESD Ratings for ADuM360N/ADuM362N

Table 12. ESD Ratings, RQ-16 [QSOP]

ESD Model	Withstand Threshold (V)	Class
HBM ¹	±8000	3A
CDM ¹	±1250	C3
IEC ²	±8000	Level 4

¹ With respect to local V_{DDx} and GND_x pins.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. B | 15 of 24

² V_{DDO} is the output-side supply voltage.

For the maximum rated current values for various ambient temperatures, see Figure 3.

Refer to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

² Across the isolation barrier between GND₁ and GND₂.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADuM360N Pin Configuration

Table 13. ADuM360N Pin Function Descriptions

Pin No.	Mnemonic	Description	
1	V _{DD1}	Supply Voltage for Isolator Side 1. This pin requires a 0.1 µF bypass capacitor.	
2	V _{IA}	Logic Input A.	
3	V _{IB}	Logic Input B.	
4	V _{IC}	Logic Input C.	
5	V _{ID}	Logic Input D.	
6	V _{IE}	Logic Input E.	
7	V _{IF}	Logic Input F.	
8	GND ₁	Ground Reference for Isolator Side 1.	
9	GND ₂	Ground Reference for Isolator Side 2.	
10	V _{OF}	Logic Output F.	
11	V _{OE}	Logic Output E.	
12	V _{OD}	Logic Output D.	
13	V _{OC}	Logic Output C.	
14	V _{OB}	Logic Output B.	
15	V _{OA}	Logic Output A.	
16	V_{DD2}	Supply Voltage for Isolator Side 2. This pin requires a 0.1 µF bypass capacitor.	




Figure 5. ADuM362N Pin Configuration

Table 14. ADuM362N Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1. This pin requires a 0.1 μF bypass capacitor.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{OE}	Logic Output E.
7	V _{OF}	Logic Output F.
8	GND ₁	Ground Reference for Isolator Side 1.
9	GND ₂	Ground Reference for Isolator Side 2.
10	V _{IF}	Logic Input F.
11	V _{IE}	Logic Input E.

analog.com Rev. B | 16 of 24

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 14. ADuM362N Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2. This pin requires a 0.1 µF bypass capacitor.

analog.com Rev. B | 17 of 24

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. ADuM360N I_{DD1} Supply Current vs. Data Rate at Various Voltages




Figure 7. ADuM360N I_{DD2} Supply Current vs. Data Rate at Various Voltages




Figure 8. ADuM362N I_{DD1} Supply Current vs. Data Rate at Various Voltages




Figure 9. ADuM362N I_{DD2} Supply Current vs. Data Rate at Various Voltages




Figure 10. Propagation Delay, t_{PLH}, t_{PHL} vs. Temperature at Various Voltages




Figure 11. Pulse-Width Distortion, t_{PWD} vs. Temperature at Various Voltages

analog.com Rev. B | 18 of 24

THEORY OF OPERATION

The ADuM360N/ADuM362N utilize a high frequency carrier to transmit data across the isolation barrier by *i*Coupler chip-scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture, as shown in Figure 12 and Figure 13, the ADuM360N/ADuM362N have very-low propagation delay and support high speed operation.

There is no interdependency between the V_{DD1} and V_{DD2} supplies. The device can simultaneously operate at any voltage within the specified operating ranges and can sequence in any order. This feature enables the isolator to perform voltage translation of 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient (CMTI) immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 12 shows the waveforms for the ADuM360N/ADuM362N when the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state (AD-uM360N0/ADuM362N0) sets the output to low. For ADuM360N/ADuM362N that have a high fail-safe output state, Figure 13 shows the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the high fail-safe output state (ADuM360N1/ADuM362N1) sets the output to high. For the model numbers that have the fail-safe output state of low or the fail-safe output state of high, see Figure 20.




Figure 12. Operational Block Diagram of a Single-Channel with a Low Fail-Safe Output State




Figure 13. Operational Block Diagram of a Single-Channel with a High Fail-Safe Output State

analog.com Rev. B | 19 of 24

THEORY OF OPERATION

TRUTH TABLE

Table 15. ADuM360N/ADuM362N Truth Table (Positive Logic)

V _{lx} Input ^{1, 2}	V _{DDI} State ²	V _{DDO} State ²	Default Low (N0), V _{Ox} Output ^{1, 2, 3}	Default High (N1), V _{Ox} Output 2, 3	1, Test Conditions/ Comments
L	Powered	Powered	L	L	Normal operation
Н	Powered	Powered	H	Н	Normal operation
L	Undervoltage	Powered	L	Н	Fail-safe output
X ⁴	Powered	Undervoltage	Indeterminate	Indeterminate	

- 1 L means low, H means high, X means don't care, NC means not connected, and Z means high impedance within one diode drop of GND_x.
- ² V_{IX} and V_{OX} refer to the input and output signals of a given channel (A, B, C, D, E, or F). V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.
- ³ N0 refers to ADuM360N0/ADuM362N0 models, and N1 refers to ADuM360N1/ADuM362N1 models. For more details, see the Ordering Guide section.
- ⁴ Input pins (V_{Ix} on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry).

I/O Schematics




Figure 14. V_{IA} , V_{IB} , V_{IC} , V_{ID} , V_{IE} , V_{IF} Input Schematics




Figure 15. $V_{\rm OA}$, $V_{\rm OB}$, $V_{\rm OC}$, $V_{\rm OD}$, $V_{\rm OE}$, $V_{\rm OF}$ Output Schematics

analog.com Rev. B | 20 of 24

APPLICATIONS INFORMATION

PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM360N/ADuM362N digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 16). Connect the bypass capacitors in between Pin 1 and Pin 8 for V_{DD1} and between Pin 9 and Pin 16 for V_{DD2} . The required bypass capacitor value is between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm. Low ESR capacitors are important for direct power injection (DPI) and CMTI performance.




Figure 16. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this design can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latchup or permanent damage (see Table 10).

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time required for a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.




Figure 17. Propagation Delay Parameters

PWD is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within multiple ADuM360N/ADuM362N components.

Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM360N/ADuM362N components operating under the same conditions.

JITTER MEASUREMENT

Figure 18 shows the resulting eye diagram for the ADuM360N/ADuM362N. The measurement is taken by using a Keysight 81160A pulse pattern generator at 100 Mbps with a pseudorandom bit sequence (PRBS15) input. Jitter is measured using the Tektronix 6 Series B mixed-signal oscilloscope, with a TAP1500 probe and using the Tektronix jitter and analysis software. The 10% to 90% rise and fall times of the input signal from the generator approximately equals 1.2 ns. The result shows a typical output eye diagram for the ADuM360N/ADuM362N. Figure 18 shows the random and deterministic jitter characteristics for a PRBS input.

Total Jitter is evaluated at a BER of 1×10^{-12} and calculated for a PRBS input with and without the effects of crosstalk. The total jitter measurement without crosstalk consists of examining one channels input, while the adjacent channels inputs are grounded. The jitter measurement with crosstalk consists of all channels switching simultaneously at the same rate.




Figure 18. ADuM360N/ADuM362N Output-Channel Eye Diagram ($V_{DD1} = V_{DD2}$ = 3.3 V, 100 Mbps, $T_A = 25^{\circ}\text{C}$, $C_L = 15$ pF, PRBS15 Input)

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking, and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

analog.com Rev. B | 21 of 24

APPLICATIONS INFORMATION

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total RMS voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM360N/ADuM362N isolator are shown in Table 7.

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as DC stress, which causes very little wear out because there is no displacement current, and an AC component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz AC and DC across the barrier as shown in Equation 1. Because only the AC portion of the stress causes wear out, the equation can be rearranged to solve for the AC RMS voltage, as is shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the AC RMS voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{AC\,RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \tag{2}$$

where:

 V_{RMS} is the total RMS working voltage. $V_{AC\ RMS}$ is the time varying portion of the working voltage. V_{DC} is the DC offset of the working voltage.

Calculation and Use of Parameters Example

The following example frequently arises in power-conversion applications. Assume that the line voltage on one side of the isolation is 240 V AC rms and a 400 V DC bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 19 and the following equations.




Figure 19. Critical Voltage Example

The working voltage across the barrier from Equation 1 is:

$$V_{RMS} = \sqrt{V_{AC RMS}^2 + V_{DC}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V}$$
(3)

This V_{RMS} value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the AC RMS voltage, use Equation 2:

$$V_{AC RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC RMS} = \sqrt{466^2 - 400^2}$$

$$V_{AC RMS} = 240 \text{ V rms}$$
(4)

In this case, the AC RMS voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 11 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the DC working voltage limit in Table 11 is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

analog.com Rev. B | 22 of 24

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
RQ-16	QSOP	16-Lead Shrink Small-Outline Package

For the latest package outline information and land patterns (footprints), go to Package Index.




Figure 20. Product Selector Guide

analog.com Rev. B | 23 of 24

OUTLINE DIMENSIONS

Updated: April 11, 2025

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM360N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM360N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM360N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM360N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N0BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N0BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16
ADuM362N1BRQZ	-40°C to +125°C	16-Lead [QSOP]	Tube, 98	RQ-16
ADuM362N1BRQZ-RL7	-40°C to +125°C	16-Lead [QSOP]	Reel, 1000	RQ-16

¹ Z = RoHS-Compliant Part.

EVALUATION BOARDS

Model ¹	Description
EVAL-ADuM36xNEBZ	Evaluation Board for the ADuM360N and the ADuM362N (RQ-16 Package)

¹ Z = RoHS-Compliant Part.

