

Known Good Die

**ADT7517-KGD**

## FEATURES

- Four 10-bit DACs
- Buffered voltage output
- Guaranteed monotonic by design over all codes
- 10-bit temperature-to-digital converter
- 10-bit, 4-channel ADC
- DC input bandwidth
- Input range: 0 V to 2.28 V
- Temperature range: -40°C to +120°C
- Temperature sensor accuracy: ±3°C typical
- Supply range: 2.7 V to 5.5 V
- DAC output range: 0 V to V<sub>DD</sub>
- Power-down current: <10 µA
- Internal 2.28 V<sub>REF</sub> option
- Double-buffered input logic
- Buffered reference input
- Power-on reset to 0 V DAC output
- Simultaneous update of outputs (LDAC function)
- On-chip, rail-to-rail output buffer amplifier
- Compatible with SPI, I<sup>2</sup>C, QSPI, MICROWIRE®, and DSP
- Support for SMBus packet error checking (PEC)
- Known good die (KGD): a die that is tested and guaranteed over the full specifications of the data sheet

## APPLICATIONS

- Process control
- Smart battery chargers
- Portable equipment

## GENERAL DESCRIPTION

The **ADT7517-KGD** combines a 10-bit temperature-to-digital converter, a 10-bit, 4-channel ADC, and a quad 10-bit DAC in die form. The **ADT7517-KGD** also includes a band gap temperature sensor and a 10-bit ADC to monitor and digitize the temperature reading to a resolution of 0.25°C.

The **ADT7517-KGD** operates from a single 2.7 V to 5.5 V supply. The input voltage range on the ADC channels is 0 V to 2.28 V, and the input bandwidth is dc. The reference for the ADC channels is derived internally. The output voltage of the DAC ranges from 0 V to V<sub>DD</sub>, with an output voltage settling time of 7 µs typical.

The **ADT7517-KGD** provides two serial interface options: a 4-wire serial interface that is compatible with SPI, QSPI™, MICROWIRE®, and DSP interface standards, and a 2-wire SMBus/I<sup>2</sup>C interface. The **ADT7517-KGD** features a standby mode that is controlled through the serial interface.

The reference for the four DACs is derived either internally or from a reference pad. The outputs of all DACs can be updated simultaneously using the software LDAC function or the external LDAC pad. The **ADT7517-KGD** incorporates a power-on reset circuit, ensuring that the DAC output powers up to 0 V and remains at 0 V until a valid write takes place.

Additional application and technical information can be found in the **ADT7517** data sheet.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

10686-001

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2013-2014 Analog Devices, Inc. All rights reserved.  
Technical Support [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Timing Diagrams .....	7
Applications .....	1	Absolute Maximum Ratings .....	8
General Description .....	1	ESD Caution.....	8
Functional Block Diagram .....	1	Pin Configuration and Function Descriptions.....	9
Revision History .....	2	Outline Dimensions .....	11
Specifications.....	3	Die Specifications and Assembly Recommendations .....	11
DAC AC Characteristics.....	6	Ordering Guide .....	11

## REVISION HISTORY

### 10/14—Rev. 0 to Rev. A

Change to Bond Pad Composition Value, Table 6 .....

### 8/13—Revision 0: Initial Version

## SPECIFICATIONS

Temperature range:  $-40^{\circ}\text{C}$  to  $+120^{\circ}\text{C}$ ,  $V_{\text{DD}} = 2.7\text{ V}$  to  $5.5\text{ V}$ ,  $\text{GND} = 0\text{ V}$ ,  $\text{REF}_{\text{IN}} = 2.25\text{ V}$ , unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DAC DC PERFORMANCE <sup>1,2</sup>					
Resolution		10		Bits	
Relative Accuracy	$\pm 0.5$	$\pm 4$		LSB	
Differential Nonlinearity	$\pm 0.05$	$\pm 0.5$		LSB	Guaranteed monotonic over all codes
Offset Error	$\pm 0.4$	$\pm 2$		% of FSR	
Gain Error	$\pm 0.3$	$\pm 2$		% of FSR	
Lower Deadband	20	65		mV	Lower deadband exists only if offset error is negative
Upper Deadband	60	100		mV	Upper deadband exists if $V_{\text{REF}} = V_{\text{DD}}$ and offset error plus gain error is positive
Offset Error Drift <sup>3</sup>	-12			ppm of FSR/ $^{\circ}\text{C}$	
Gain Error Drift <sup>3</sup>	-5			ppm of FSR/ $^{\circ}\text{C}$	
DC Power Supply Rejection Ratio <sup>3</sup>	-60			dB	$\Delta V_{\text{DD}} = \pm 10\%$
DC Crosstalk <sup>3</sup>	200			$\mu\text{V}$	See Figure 5
ADC DC ACCURACY					Maximum $V_{\text{DD}} = 5\text{ V}$
Resolution		10		Bits	
Total Unadjusted Error (TUE)	2	3		% of FSR	$V_{\text{DD}} = 2.7\text{ V}$ to $5.5\text{ V}$
		2		% of FSR	$V_{\text{DD}} = 3.3\text{ V} \pm 10\%$
Offset Error		$\pm 0.5$		% of FSR	
Gain Error		$\pm 2$		% of FSR	
ADC BANDWIDTH		DC		Hz	
ANALOG INPUTS					
Input Voltage Range	0	2.28		V	AIN1 to AIN4, C4 = 0 in Control Configuration 3
	0	$V_{\text{DD}}$		V	AIN1 to AIN4, C4 = 1 in Control Configuration 3
DC Leakage Current		$\pm 1.5$		$\mu\text{A}$	
Input Capacitance	5	20		pF	
Input Resistance	10			$\text{M}\Omega$	
THERMAL CHARACTERISTICS					
Internal Temperature Sensor					Internal reference used, averaging on
Accuracy at $V_{\text{DD}} = 3.3\text{ V} \pm 10\%$		$\pm 3$	$\pm 7$	$^{\circ}\text{C}$	$T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$
Accuracy at $V_{\text{DD}} = 5\text{ V} \pm 5\%$		$\pm 3$	$\pm 7$	$^{\circ}\text{C}$	$T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$
Resolution			10	Bits	Equivalent to $0.25^{\circ}\text{C}$
Long-Term Drift		0.25		$^{\circ}\text{C}$	Drift over 10 years if part is operated at $55^{\circ}\text{C}$
External Temperature Sensor					External transistor = 2N3906
Accuracy at $V_{\text{DD}} = 3.3\text{ V} \pm 10\%$		$\pm 3$	$\pm 7$	$^{\circ}\text{C}$	$T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$
Accuracy at $V_{\text{DD}} = 5\text{ V} \pm 5\%$		$\pm 3$	$\pm 7$	$^{\circ}\text{C}$	$T_A = 0^{\circ}\text{C}$ to $85^{\circ}\text{C}$
Resolution			10	Bits	Equivalent to $0.25^{\circ}\text{C}$
Output Source Current		180		$\mu\text{A}$	High level
		11		$\mu\text{A}$	Low level
Thermal Voltage Output					
8-Bit DAC Output					
Resolution	1			$^{\circ}\text{C}$	
Scale Factor		8.97		$\text{mV}/^{\circ}\text{C}$	$0\text{ V}$ to $V_{\text{REF}}$ output, $T_A = -40^{\circ}\text{C}$ to $+120^{\circ}\text{C}$
		17.58		$\text{mV}/^{\circ}\text{C}$	$0\text{ V}$ to $2V_{\text{REF}}$ output, $T_A = -40^{\circ}\text{C}$ to $+120^{\circ}\text{C}$
10-Bit DAC Output					
Resolution	0.25			$^{\circ}\text{C}$	
Scale Factor		2.2		$\text{mV}/^{\circ}\text{C}$	$0\text{ V}$ to $V_{\text{REF}}$ output, $T_A = -40^{\circ}\text{C}$ to $+120^{\circ}\text{C}$
		4.39		$\text{mV}/^{\circ}\text{C}$	$0\text{ V}$ to $2V_{\text{REF}}$ output, $T_A = -40^{\circ}\text{C}$ to $+120^{\circ}\text{C}$

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
CONVERSION TIMES					Single-channel mode
Slow ADC					
V <sub>DD</sub> /AIN		11.4		ms	Averaging (16 samples) on
		712		μs	Averaging off
Internal Temperature		11.4		ms	Averaging (16 samples) on
		712		μs	Averaging off
External Temperature		24.22		ms	Averaging (16 samples) on
		1.51		ms	Averaging off
Fast ADC					
V <sub>DD</sub> /AIN		712		μs	Averaging (16 samples) on
		44.5		μs	Averaging off
Internal Temperature		2.14		ms	Averaging (16 samples) on
		134		μs	Averaging off
External Temperature		14.25		ms	Averaging (16 samples) on
		890		μs	Averaging off
ROUND ROBIN UPDATE RATE <sup>4</sup>					Time to complete one measurement cycle through all channels
Slow ADC at 25°C					
Averaging On		79.8		ms	AIN1 and AIN2 are selected on Pad 8 and Pad 9
Averaging Off		4.99		ms	AIN1 and AIN2 are selected on Pad 8 and Pad 9
Averaging On		94.76		ms	D+ and D– are selected on Pad 8 and Pad 9
Averaging Off		9.26		ms	D+ and D– are selected on Pad 8 and Pad 9
Fast ADC at 25°C					
Averaging On		6.41		ms	AIN1 and AIN2 are selected on Pad 8 and Pad 9
Averaging Off		400.84		μs	AIN1 and AIN2 are selected on Pad 8 and Pad 9
Averaging On		21.77		ms	D+ and D– are selected on Pad 8 and Pad 9
Averaging Off		3.07		ms	D+ and D– are selected on Pad 8 and Pad 9
DAC EXTERNAL REFERENCE INPUT <sup>3</sup>					
V <sub>REF</sub> Input Range	1		V <sub>DD</sub>	V	Buffered reference
V <sub>REF</sub> Input Impedance		>10		MΩ	Buffered reference and power-down mode
Reference Feedthrough		–90		dB	Frequency = 10 kHz
Channel-to-Channel Isolation		–75		dB	Frequency = 10 kHz
ON-CHIP REFERENCE <sup>3</sup>					
Reference Voltage	2.2662	2.28	2.2938	V	
Temperature Coefficient		80		ppm/°C	
OUTPUT CHARACTERISTICS <sup>3</sup>					
Output Voltage <sup>5</sup>	0.001		V <sub>DD</sub> – 0.1	V	This is a measure of the minimum and maximum drive capability of the output amplifier
DC Output Impedance		0.5		Ω	
Short-Circuit Current		25		mA	V <sub>DD</sub> = 5 V
		16		mA	V <sub>DD</sub> = 3 V
Power-Up Time		2.5		μs	Coming out of power-down mode, V <sub>DD</sub> = 5 V
		5		μs	Coming out of power-down mode, V <sub>DD</sub> = 3.3 V
DIGITAL INPUTS <sup>3</sup>					
Input Current		±1		μA	V <sub>IN</sub> = 0 V to V <sub>DD</sub>
Input Low Voltage, V <sub>IL</sub>		0.8		V	
Input High Voltage, V <sub>IH</sub>	1.89		V		
Pad Capacitance		3		pF	All digital inputs
SCL, SDA Glitch Rejection		10		ns	Input filtering suppresses noise spikes of less than 50 ns
LDAC Pulse Width	20		50	ns	Edge triggered input

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL OUTPUT					
Output High Voltage, $V_{OH}$	2.4			V	$I_{SOURCE} = I_{SINK} = 200 \mu A$
Output Low Voltage, $V_{OL}$			0.4	V	$I_{OL} = 3 \text{ mA}$
Output High Current, $I_{OH}$			1	mA	$V_{OH} = 5 \text{ V}$
Output Capacitance, $C_{OUT}$			50	pF	
INT/INT Output Saturation Voltage			0.8	V	$I_{OUT} = 4 \text{ mA}$
I <sup>2</sup> C TIMING CHARACTERISTICS <sup>6,7</sup>					See Figure 2 Fast mode I <sup>2</sup> C
Serial Clock Period, $t_1$	2.5			μs	
Data In Setup Time to SCL High, $t_2$	50			ns	
Data Out Stable After SCL Low, $t_3$	0			ns	
SDA Low Setup Time to SCL Low (Start Condition), $t_4$	50			ns	
SDA High Hold Time After SCL High (Stop Condition), $t_5$	50			ns	
SDA and SCL Fall Time, $t_6$			300	ns	
SDA and SCL Rise Time, $t_7$			300 <sup>8</sup>	ns	
SPI TIMING CHARACTERISTICS <sup>3,9</sup>					See Figure 3
CS to SCLK Setup Time, $t_1$	0			ns	
SCLK High Pulse Width, $t_2$	50			ns	
SCLK Low Pulse Width, $t_3$	50			ns	
Data Access Time After SCLK Falling Edge, $t_4^{10}$			35	ns	
Data Setup Time Prior to SCLK Rising Edge, $t_5$	20			ns	
Data Hold Time After SCLK Rising Edge, $t_6$	0			ns	
CS to SCLK Hold Time, $t_7$	0			μs	
CS to DOUT High Impedance, $t_8$			40	ns	
POWER REQUIREMENTS					
$V_{DD}$	2.7		5.5	V	
$V_{DD}$ Settling Time			50	ms	$V_{DD}$ settles to within 10% of its final voltage level
$I_{DD}$ (Normal Mode) <sup>11</sup>			3	mA	$V_{DD} = 3.3 \text{ V}$ , $V_{IH} = V_{DD}$ , and $V_{IL} = \text{GND}$
	2.2		3	mA	$V_{DD} = 5 \text{ V}$ , $V_{IH} = V_{DD}$ , and $V_{IL} = \text{GND}$
$I_{DD}$ (Power-Down Mode)			10	μA	$V_{DD} = 3.3 \text{ V}$ , $V_{IH} = V_{DD}$ , and $V_{IL} = \text{GND}$
			10	μA	$V_{DD} = 5 \text{ V}$ , $V_{IH} = V_{DD}$ , and $V_{IL} = \text{GND}$
Power Dissipation			10	mW	$V_{DD} = 3.3 \text{ V}$ , normal mode
			33	μW	$V_{DD} = 3.3 \text{ V}$ , shutdown mode

<sup>1</sup> DC specifications are tested with the outputs unloaded.<sup>2</sup> Linearity is tested using a reduced code range: Code 28 to Code 1023.<sup>3</sup> Guaranteed by design and characterization; not production tested.<sup>4</sup> Round robin is the continuous sequential measurement of the following channels:  $V_{DD}$ , internal temperature, external temperature (AIN1, AIN2), AIN3, and AIN4.<sup>5</sup> For the amplifier output to reach its minimum voltage, the offset error must be negative. For the amplifier output to reach its maximum voltage ( $V_{REF} = V_{DD}$ ), the offset error plus gain error must be positive.<sup>6</sup> The SDA and SCL timing is measured with the input filters turned on to meet the fast mode I<sup>2</sup>C specification. Switching off the input filters improves the transfer rate but has a negative effect on the EMC behavior of the part.<sup>7</sup> Guaranteed by design; not production tested. All I<sup>2</sup>C timing specifications are for fast mode operation, but the interface is still capable of handling the slower standard rate specifications.<sup>8</sup> The interface is also capable of handling the I<sup>2</sup>C standard mode rise time specification of 1000 ns.<sup>9</sup> All input signals are specified with  $t_R = t_F = 5 \text{ ns}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of 1.6 V.<sup>10</sup> Measured with the load circuit shown in Figure 4.<sup>11</sup> The  $I_{DD}$  specification is valid for all DAC codes and full-scale analog input voltages. Interface inactive. All DACs and ADCs active. Load currents excluded.

**DAC AC CHARACTERISTICS**

$V_{DD}$  = 2.7 V to 5.5 V,  $R_L$  = 4.7 k $\Omega$  to GND,  $C_L$  = 200 pF to GND, 4.7 k $\Omega$  to  $V_{DD}$ , all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 2.**

Parameter <sup>1</sup>	Min	Typ <sup>2</sup>	Max	Unit	Test Conditions/Comments
Output Voltage Settling Time	7	9		$\mu$ s	$V_{REF} = V_{DD} = 5$ V, 1/4 scale to 3/4 scale change (0x100 to 0x300)
Slew Rate	0.7			V/ $\mu$ s	
Major Code Change Glitch Energy	12			nV-sec	1 LSB change around major carry
Digital Feedthrough	0.5			nV-sec	
Digital Crosstalk	1			nV-sec	
Analog Crosstalk	0.5			nV-sec	
DAC-to-DAC Crosstalk	3			nV-sec	
Multiplying Bandwidth	200			kHz	$V_{REF} = 2$ V $\pm 0.1$ V p-p
Total Harmonic Distortion	-70			dB	$V_{REF} = 2.5$ V $\pm 0.1$ V p-p; frequency = 10 kHz

<sup>1</sup> Guaranteed by design and characterization; not production tested.

<sup>2</sup> At 25°C.

## TIMING DIAGRAMS



Figure 2. I<sup>2</sup>C Bus Timing Diagram

Figure 3. SPI Bus Timing Diagram




Figure 4. Load Circuit for Access Time and Bus Relinquish Time




Figure 5. Load Circuit for DAC Outputs

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
$V_{DD}$ to GND	–0.3 V to +7 V
Analog Input Voltage to GND	–0.3 V to $V_{DD}$ + 0.3 V
Digital Input Voltage to GND	–0.3 V to $V_{DD}$ + 0.3 V
Digital Output Voltage to GND	–0.3 V to $V_{DD}$ + 0.3 V
Reference Input Voltage to GND	–0.3 V to $V_{DD}$ + 0.3 V
Operating Temperature Range	–40°C to +120°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
IR Reflow Soldering	
Peak Temperature	220°C (0°C/5°C)
Time at Peak Temperature	10 sec to 20 sec
Ramp-Up Rate	3°C/sec maximum
Ramp-Down Rate	–6°C/sec maximum
Time 25°C to Peak Temperature	6 minutes maximum

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 4. I<sup>2</sup>C Address Selection

ADD Pad	I <sup>2</sup> C Address
Low	1001 000
Floating	1001 010
High	1001 011

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. Pad Configuration

Table 5. Pad Function Descriptions

Pad No.	X-Axis (μm)	Y-Axis (μm)	Mnemonic	Description
1	-764	+763	V <sub>REF</sub> -IN	Reference Input Pad for All Four DACs. This input is buffered and has an input range from 1 V to V <sub>DD</sub> .
2	-764	+608	CS	SPI Active Low Control Input. CS is the frame synchronization signal for the input data. When CS goes low, it enables the input register, and data is transferred in on the rising edges and out on the falling edges of the subsequent serial clocks. It is recommended that this pad be tied high to V <sub>DD</sub> when operating the serial interface in I <sup>2</sup> C mode.
3	-764	+305	GND	Analog Ground.
4	-764	+155	GND	Analog Ground.
5	-764	+1	GND	Analog Ground.
6	-764	-152	V <sub>DD</sub>	Positive Supply Voltage, 2.7 V to 5.5 V. The supply should be decoupled to ground.
7	-764	-306	V <sub>DD</sub>	Positive Supply Voltage, 2.7 V to 5.5 V. The supply should be decoupled to ground.
8	-764	-502	D+/AIN1	Positive Connection to External Temperature Sensor (D+). Analog Input (AIN1). Single-ended analog input channel. Input range is 0 V to 2.28 V or 0 V to V <sub>DD</sub> .
9	-764	-1045	D-/AIN2	Negative Connection to External Temperature Sensor (D-). Analog Input (AIN2). Single-ended analog input channel. Input range is 0 V to 2.28 V or 0 V to V <sub>DD</sub> .
10	+764	-1045	LDAC/AIN3	Active Low Control Input (LDAC). Transfers the contents of the input registers to their respective DAC registers. A falling edge on this pad forces any or all DAC registers to be updated if the input registers have new data. A minimum pulse width of 20 ns must be applied to the LDAC pad to ensure proper loading of a DAC register. LDAC allows the simultaneous updating of all DAC outputs. Bit C3 of the Control Configuration 3 register enables the LDAC pad. By default, the LDAC pad controls the loading of the DAC registers. Analog Input (AIN3). Single-ended analog input channel. Input range is 0 V to 2.28 V or 0 V to V <sub>DD</sub> .
11	+764	-579	INT/INT	Over Limit Interrupt. The output polarity of this pad can be set to provide an active low or active high interrupt when temperature, V <sub>DD</sub> , or AIN limits are exceeded. The default is active low. This open-drain output requires a pull-up resistor.
12	+764	-425	DOUT/ADD	SPI Serial Data Output (DOUT). Logic output. Data is clocked out of any register at this pad on the falling edge of SCLK. This open-drain output requires a pull-up resistor. I <sup>2</sup> C Serial Bus Address Selection Pad (ADD). Logic input. When this pad is low, the I <sup>2</sup> C address is set to 1001 000; when the pad is left floating, the I <sup>2</sup> C address is set to 1001 010; when the pad is high, the I <sup>2</sup> C address is set to 1001 011. The I <sup>2</sup> C address set by the ADD pad is not latched by the device until after the address is sent twice. On the eighth SCL cycle of the second valid communication, the serial bus address is latched in. Any subsequent change on this pad has no effect on the I <sup>2</sup> C serial bus address.

Pad No.	X-Axis (µm)	Y-Axis (µm)	Mnemonic	Description
13	+764	-271	SDA/DIN	I <sup>2</sup> C Serial Data Input/Output (SDA). I <sup>2</sup> C serial data to be loaded into the registers of the part and read from these registers is provided on this pad. This open-drain configuration requires a pull-up resistor.
14	+764	-117	SCL/SCLK	SPI Serial Data Input (DIN). Serial data to be loaded into the registers of the part is provided on this pad. Data is clocked into a register on the rising edge of SCLK. This open-drain configuration requires a pull-up resistor.
15	+764	+1043	AIN4	I <sup>2</sup> C Serial Clock Input (SCL)/SPI Serial Clock Input (SCLK). This pad is the clock input for the serial port. The serial clock is used to clock data out of any register of the ADT7517-KGD and also to clock data into any register that can be written to. This open-drain configuration requires a pull-up resistor.
16	+338	+1092	V <sub>OUT</sub> -D	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.28 V or 0 V to V <sub>DD</sub> .
17	-83	+1092	V <sub>OUT</sub> -C	Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
18	-285	+1092	V <sub>OUT</sub> -B	Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
19	-503	+1092	V <sub>OUT</sub> -A	Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
				Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.

## OUTLINE DIMENSIONS




Figure 7. 19-Pad Bare Die [CHIP]

(C-19-1)

Dimensions shown in millimeters

## DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 6. Die Specifications

Parameter	Value	Unit
Chip Size	1707 x 2362	µm
Scribe Line Width	118 x 168	µm
Die Size	1825 x 2530	µm
Thickness	356	µm
Bond Pad	76	µm (minimum)
Bond Pad Composition	99.5% Al, 0.5% Cu	%
Backside	Not applicable	Not applicable
Passivation	Nitride	Not applicable

Table 7. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	No special requirements
Bonding Method	Gold ball or aluminum wedge
Bonding Sequence	Pad 3, Pad 4, and Pad 5 first

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADT7517-KGD-DF	-40°C to +120°C	19-Pad Bare Die [CHIP]	C-19-1

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).