

# 2.5 $\Omega$ , 1.8 V to 5.5 V, $\pm$ 2.5 V Quad SPDT Switches in Chip Scale Packages

**ADG788** 

#### **FEATURES**

1.8 V to 5.5 V Single Supply ±2.5 V Dual Supply 2.5 Ω On Resistance 0.5 Ω On Resistance Flatness 100 pA Leakage Currents 19 ns Switching Times Triple SPDT: ADG786 Quad SPDT: ADG788

20-Lead 4 mm × 4 mm Chip Scale Packages

Low Power Consumption TTL/CMOS-Compatible Inputs

For Functionally-Equivalent Devices in 16-Lead TSSOP

Packages, See ADG733/ADG734
Qualified for automotive applications

# APPLICATIONS Data Acquisition Systems

Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

#### **GENERAL DESCRIPTION**


The ADG786 and ADG788 are low voltage, CMOS devices comprising three independently selectable SPDT (single pole, double throw) switches and four independently selectable SPDT switches respectively.

Low power consumption and operating supply range of 1.8 V to 5.5 V and dual  $\pm 2.5$  V make the ADG786 and ADG788 ideal for battery powered, portable instruments and many other applications. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. An  $\overline{\rm EN}$  input on the ADG786 is used to enable or disable the device. When disabled, all channels are switched OFF.

These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, high signal bandwidths and low leakage currents. On resistance is in the region of a few ohms, is closely matched between switches and very flat over the full signal range. These parts can operate equally well in either direction and have an input signal range which extends to the supplies.

The ADG786 and ADG788 are available in small 20-lead chip scale packages.

#### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

#### PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG786 and ADG788 are fully specified and guaranteed with 3 V  $\pm$  10% and 5 V  $\pm$  10% single supply rails, and  $\pm 2.5$  V  $\pm$  10% dual supply rails.
- 3. Low On Resistance (2.5  $\Omega$  typical).
- 4. Low Power Consumption ( $<0.01 \mu W$ ).
- 5. Guaranteed Break-Before-Make Switching Action.

Rev. C Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

	B Ve	ersion		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range On Resistance (R <sub>ON</sub> )	2.5 4.5	0 V to $V_{\rm DD}$	V Ω typ Ω max	$V_{S} = 0 \ V \ to \ V_{DD}, \ I_{DS} = 10 \ mA;$ Test Circuit 1
On-Resistance Match between Channels ( $\Delta R_{ON}$ ) On-Resistance Flatness ( $R_{FLAT(ON)}$ )	0.5	0.1 0.4 1.2	Ω typ $Ω$ max $Ω$ typ $Ω$ max	$V_{S}=0~V$ to $V_{DD},~I_{DS}=10~mA$ $V_{S}=0~V$ to $V_{DD},~I_{DS}=10~mA$
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF)  Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.01 ±0.1 ±0.01	±0.3	nA typ nA max nA typ	$\begin{split} V_{\rm DD} &= 5.5 \text{ V} \\ V_{\rm D} &= 4.5 \text{ V}/1 \text{ V}, \text{ V}_{\rm S} = 1 \text{ V}/4.5 \text{ V}; \\ \text{Test Circuit 2} \\ V_{\rm D} &= V_{\rm S} = 1 \text{ V}, \text{ or } 4.5 \text{ V}; \end{split}$
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub>	±0.1	±0.5	nA max V min	Test Circuit 3
Input Low Voltage, $V_{INL}$ Input Current $I_{INL}$ or $I_{INH}$	0.005	0.8	V max μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	4	±0.1	μA max pF typ	
DYNAMIC CHARACTERISTICS $t_{ON}$	19	34	ns typ ns max	$R_L = 300~\Omega,~C_L = 35~pF;$ $V_{S1A} = 3~V,~V_{S1B} = 0~V,~Test~Circuit~4$
$t_{OFF}$ ADG786 $t_{ON}(\overline{EN})$	7 20	12	ns typ ns max	$R_L = 300 \ \Omega, \ C_L = 35 \ pF;$ $V_S = 3 \ V, \ Test \ Circuit \ 4$ $R_L = 300 \ \Omega, \ C_L = 35 \ pF;$
$t_{OFF}(\overline{EN})$	7	40	ns typ ns max ns typ	$V_S = 3$ V, Test Circuit 5 $R_L = 300 \Omega$ , $C_L = 35$ pF;
Break-Before-Make Time Delay, $t_D$	13	12 1	ns max ns typ ns min	$V_S = 3$ V, Test Circuit 5 $R_L = 300 \Omega$ , $C_L = 35$ pF; $V_S = 3$ V, Test Circuit 6
Charge Injection Off Isolation	±3 -80		pC typ dB typ	$\begin{split} &V_S=2~V,~R_S=0~\Omega,~C_L=1~nF;\\ &Test~Circuit~7\\ &R_L=50~\Omega,~C_L=5~pF,~f=1~MHz; \end{split}$
Channel-to-Channel Crosstalk	-80		dB typ	Test Circuit 8 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9
-3 dB Bandwidth C <sub>S</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	160 11 34		MHz typ pF typ pF typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10 f = 1 MHz f = 1 MHz
POWER REQUIREMENTS I <sub>DD</sub>	0.001	1.0	μΑ typ μΑ max	$V_{\rm DD} = 5.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V

NOTES

1 Temperature range is as follows: B Version: -40°C to +85°C.

2 Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

 $SPECIFICATIONS^{1} \text{ (V}_{DD} = 3 \text{ V} \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, \text{ unless otherwise noted.)}$ 

	B Ve	ersion -40°C		
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V	
On Resistance (R <sub>ON</sub> )	6		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
	11	12	Ω max	Test Circuit 1
On-Resistance Match between		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels ( $\Delta R_{ON}$ )		0.5	Ω max	
On-Resistance Flatness $(R_{FLAT(ON)})$		3	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
LEAKAGE CURRENTS				$V_{DD} = 3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$
	±0.1	$\pm 0.3$	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$
onumer of v Domingo 1 <sub>D</sub> , 1 <sub>3</sub> (011)	±0.1	$\pm 0.5$	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.0	V min	
Input Low Voltage, V <sub>INI</sub>		0.8	V max	
Input Current		0.0	VIIIux	
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
TINE OF TINH	0.000	$\pm 0.1$	μA max	VIN — VINL OI VINH
C <sub>IN</sub> , Digital Input Capacitance	4	_0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>			1 31	
t <sub>ON</sub>	28		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
-OIV		55	ns max	$V_{S1A} = 2 \text{ V}, V_{S1B} = 0 \text{ V}, \text{ Test Circuit 4}$
$t_{ m OFF}$	9		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
OFF		16	ns max	$V_S = 2 \text{ V}$ , Test Circuit 4
ADG786 $t_{ON}(\overline{EN})$	29		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
112 (1700 - 1011 (1211)		60	ns max	$V_S = 2 \text{ V}$ , Test Circuit 5
${ m t_{OFF}}(\overline{ m EN})$	9		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
Off (22 1)		16	ns max	$V_S = 2 \text{ V}$ , Test Circuit 5
Break-Before-Make Time Delay, t <sub>D</sub>	22	<del></del>	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
2 mj, 4		1	ns min	$V_S = 2 \text{ V}$ , Test Circuit 6
Charge Injection	±3	_	pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
- O			FJF	Test Circuit 7
Off Isolation	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
			J.F	Test Circuit 8
Channel-to-Channel Crosstalk	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
			J.	Test Circuit 9
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10
$C_S$ (OFF)	11		pF typ	f = 1  MHz
$C_D$ , $C_S$ (ON)	34		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{\mathrm{DD}} = 3.3 \mathrm{\ V}$
${ m I}_{ m DD}$	0.001		μ <b>A</b> typ	Digital Inputs = 0 V or 3.3 V
		1.0	μA max	_

REV.C -3-

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ADG788-SPECIFICATIONS<sup>1</sup>

DUAL SUPPLY ( $V_{DD}$  = +2.5 V  $\pm$  10%,  $V_{SS}$  = -2.5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.)

	B Ve	ersion		
Parameter	+25°C	−40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH	120 0	10 100 0	Cint	Test conditions comments
Analog Signal Range On Resistance $(R_{ON})$ On-Resistance Match between Channels $(\Delta R_{ON})$	2.5 4.5	V <sub>SS</sub> to V <sub>DD</sub> 5.0 0.1 0.4	V Ω typ Ω max Ω typ Ω max	$\begin{split} &V_S = V_{SS} \text{ to } V_{DD},  I_{DS} = 10 \text{ mA}; \\ &\text{Test Circuit 1} \\ &V_S = V_{SS} \text{ to } V_{DD},  I_{DS} = 10 \text{ mA} \end{split}$
On-Resistance Flatness $(R_{FLAT(ON)})$	0.5	1.2	Ω typ Ω max	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF)	±0.01	10.2	nA typ	$V_{\rm DD}$ = +2.75 V, $V_{\rm SS}$ = -2.75 V $V_{\rm S}$ = +2.25 V/-1.25 V, $V_{\rm D}$ = -1.25 V/+2.25 V;
Channel ON Leakage $\mathrm{I}_\mathrm{D},\mathrm{I}_\mathrm{S}$ (ON)	$egin{array}{c} \pm 0.1 \\ \pm 0.01 \\ \pm 0.1 \end{array}$	±0.3 ±0.5	nA max nA typ nA max	Test Circuit 2 $V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$ , Test Circuit 3
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current		1.7 0.7	V min V max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005	±0.1	μΑ typ μΑ max	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	4		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
$t_{ON}$	21	35	ns typ ns max	$R_{L} = 300 \ \Omega, \ C_{L} = 35 \ pF;$ $V_{S1A} = 1.5 \ V, \ V_{S1B} = 0 \ V, \ Test \ Circuit \ 4$
$t_{ m OFF}$	10	16	ns typ ns max	$\begin{array}{l} R_L = 300~\Omega,~C_L = 35~pF;\\ V_S = 1.5~V,~Test~Circuit~4 \end{array}$
ADG786 $t_{ON}(\overline{EN})$	21	40	ns typ ns max	$R_L = 300 \ \Omega, \ C_L = 35 \ pF;$ $V_S = 1.5 \ V, \ Test \ Circuit \ 5$
$t_{ m OFF}(\overline{ m EN})$	10	16	ns typ ns max	$R_L = 300 \ \Omega, \ C_L = 35 \ pF;$ $V_S = 1.5 \ V, \ Test \ Circuit \ 5$
Break-Before-Make Time Delay, $t_D$	13	1	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 1.5 V$ , Test Circuit 6
Charge Injection	±5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 7
Off Isolation	-80		dB typ	$R_L = 50 \ \Omega, \ C_L = 5 \ pF, \ f = 1 \ MHz;$ Test Circuit 8
Channel-to-Channel Crosstalk	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9
-3 dB Bandwidth C <sub>S</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	160 11 34		MHz typ pF typ pF typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10 f = 1  MHz f = 1  MHz
POWER REQUIREMENTS I <sub>DD</sub>	0.001	1.0	μΑ typ μΑ max	$V_{DD}$ = +2.75 V Digital Inputs = 0 V or 2.75 V
I <sub>SS</sub>	0.001	1.0	μA typ μA max	$V_{SS} = -2.75 \text{ V}$ Digital Inputs = 0 V or 2.75 V

REV.C -4-

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### 

Storage Temperature Range65°C to +1	50°C
Junction Temperature 1	50°C
20 Lead CSP, $\theta_{JA}$ Thermal Impedance 32°	C/W
Lead Temperature, Soldering (10 sec) 30	00°C
IR Reflow, Peak Temperature 25	20°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>2</sup>Overvoltages at A, EN, IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG786/ADG788 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### PIN CONFIGURATIONS



EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>

REV.C –5–

Table I. ADG786 Truth Table

A2	A1	A0	EN	ON Switch
X	X	X	1	None
0	0	0	0	D1-S1A, D2-S2A, D3-S3A
0	0	1	0	D1-S1B, D2-S2A, D3-S3A
0	1	0	0	D1-S1A, D2-S2B, D3-S3A
0	1	1	0	D1-S1B, D2-S2B, D3-S3A
1	0	0	0	D1-S1A, D2-S2A, D3-S3B
1	0	1	0	D1-S1B, D2-S2A, D3-S3B
1	1	0	0	D1-S1A, D2-S2B, D3-S3B
1	1	1	0	D1-S1B, D2-S2B, D3-S3B

Table II. ADG788 Truth Table


Logic	Switch A	Switch B
0	OFF ON	ON OFF
	l .	

### TERMINOLOGY


$\overline{ m V_{DD}}$	Most Positive Power Supply Potential
$V_{SS}$	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to
- 55	ground close to the device.
$I_{DD}$	Positive Supply Current
$I_{SS}$	Negative Supply Current
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output
D	Drain Terminal. May be an input or output
IN	Logic Control Input
$V_D(V_S)$	Analog Voltage on Terminals D, S
$R_{ON}$	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between Any Two Channels, i.e., R <sub>ON</sub> max - R <sub>ON</sub> min.
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured
, ,	over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch "OFF"
$I_D$ , $I_S$ (ON)	Channel Leakage Current with the Switch "ON"
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
C <sub>S</sub> (OFF)	"OFF" Switch Source Capacitance. Measured with reference to ground.
$C_D$ , $C_S(ON)$	"ON" Switch Capacitance. Measured with reference to ground.
$C_{IN}$	Digital Input Capacitance
$t_{ON}$	Delay time measured between the 50% and 90% points of the digital inputs and the switch "ON" condition.
$t_{OFF}$	Delay time measured between the 50% and 90% points of the digital input and the switch "OFF" condition.
$t_{ON}(\overline{EN})$	Delay time between the $50\%$ and $90\%$ points of the $\overline{EN}$ digital input and the switch "ON" condition.
$t_{OFF}(\overline{EN})$	Delay time between the $50\%$ and $90\%$ points of the $\overline{\text{EN}}$ digital input and the switch "OFF" condition.
$t_{OPEN}$	"OFF" time measured between the 80% points of both switches when switching from one address state to another
Charge	A measure of the glitch impulse transferred Injection from the digital input to the analog output during switching.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic
	capacitance.
On Response	The Frequency Response of the "ON" Switch
Insertion Loss	The Loss Due to the ON Resistance of the Switch.

REV. C


## Typical Performance Characteristics- ADG788




TPC 1. On Resistance as a Function of  $V_D(V_S)$  for Single Supply




TPC 2. On Resistance as a Function of  $V_D(V_S)$  for Dual Supply




TPC 3. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Single Supply




TPC 4. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Single Supply




TPC 5. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of  $V_D(V_S)$ 



TPC 7. Leakage Currents as a Function of  $V_D(V_S)$ 




TPC 8. Leakage Currents as a Function of  $V_D(V_S)$ 




TPC 9. Leakage Currents as a Function of Temperature

REV.C -7-


### ADG788




TPC 10. Leakage Currents as a Function of Temperature




TPC 11.  $t_{ON}/t_{OFF}$  Times vs. Temperature




TPC 12. On Response vs. Frequency




TPC 13. Input Current,  $I_{DD}$  vs. Switching Frequency



TPC 14. Off Isolation vs. Frequency




TPC 15. Crosstalk vs. Frequency




TPC 16. Charge Injection vs. Source Voltage

-8- REV. C


### **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. I<sub>S</sub> (OFF)




Test Circuit 3. I<sub>D</sub> (ON)



Test Circuit 4. Switching Times, t<sub>ON</sub>, t<sub>OFF</sub>




Test Circuit 5. Enable Delay,  $t_{ON}$  ( $\overline{EN}$ ),  $t_{OFF}$  ( $\overline{EN}$ )




Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>


REV.C –9–




Test Circuit 7. Charge Injection



Test Circuit 8. OFF Isolation



Test Circuit 9. Channel-to-Channel Crosstalk



Test Circuit 10. Bandwidth

#### **Power Supply Sequencing**

When using CMOS devices, care must be taken to ensure correct power supply sequencing. Incorrect sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Digital and analog inputs should be applied to the device after supplies and ground. In dual supply applications, if digital and analog inputs may be applied prior to  $V_{\rm DD}$  and  $V_{\rm SS}$  supplies, the addition of a Schottky diode connected between  $V_{\rm SS}$  and GND will ensure that the device powers on correctly. For single supply applications,  $V_{\rm SS}$  should be tied to GND as close to the device as possible.

### **OUTLINE DIMENSIONS**




Figure 1. 20-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-20-6) Dimensions shown in millimeters

#### **ORDERING GUIDE**

J.1.5 _ 1.1.1.1.5 _ U.5.5 _			
Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
ADG786BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
ADG786BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
ADG786WBCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
ADG788BCPZ	−40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
ADG788BCPZ-REEL	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
ADG788BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-6
EVAL-ADG788EBZ		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

#### **AUTOMOTIVE PRODUCTS**

The ADG786W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

#### **REVISION HISTORY**

VEAISION LISTON!		
9/15—Rev. B to Rev. C	8/12—Rev. 0 to Rev. A	
Change to Functional Block Diagrams1	Updated Outline Dimensions	11
Updated Outline Dimensions11	Changes to Ordering Guide	11
Changes to Ordering Guide11	Added Automotive Products Section	11
10/13—Rev. A to Rev. B	7/01—Revision 0: Initial Version	
Changed Off Isolation from -72 dB to -80 dB and Channel-to-		
Channel Crosstalk from -67 dB to -80 dB (Throughout)2		
Changes to TPC 14 and TPC 158		

 $<sup>^{2}</sup>$  W = Qualified for Automotive Applications.