

# CMOS 1.8 V to 5.5 V, 2.5 $\Omega$ 2:1 Mux/SPDT Switch in SOT-23

# ADG719

### **FEATURES**

1.8 V to 5.5 V single supply 4  $\Omega$  (max) on resistance 0.75  $\Omega$  (typ) on resistance flatness -3 dB bandwidth > 200 MHz Rail-to-rail operation 6-Lead SOT-23 package and 8-Lead MSOP package Fast switching times:  $t_{ON} = 12 \text{ ns}$   $t_{OFF} = 6 \text{ ns}$ Typical power consumption: (< 0.01  $\mu$ W) TTL/CMOS compatible

#### **APPLICATIONS**

Battery-powered systems Communication systems Sample-and-hold systems Audio signal routing Video switching Mechanical reed relay replacement

#### **GENERAL DESCRIPTION**

The ADG719 is a monolithic CMOS SPDT switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.


The ADG719 can operate from a single-supply range of 1.8 V to 5.5 V, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices, Inc.

Each switch of the ADG719 conducts equally well in both directions when on. The ADG719 exhibits break-before-make switching action.

Because of the advanced submicron process, -3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG719 is available in a 6-lead SOT-23 package and an 8-lead MSOP package.

### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1.8 V to 5.5 V Single-Supply Operation. The ADG719 offers high performance, including low on resistance and fast switching times, and is fully specified and guaranteed with 3 V and 5 V supply rails.
- 2. Very Low  $R_{ON}$  (4  $\Omega$  Max at 5 V and 10  $\Omega$  Max at 3 V). At 1.8 V operation,  $R_{ON}$  is typically 40  $\Omega$  over the temperature range.
- 3. Automotive Temperature Range: -40°C to +125°C.
- 4. On Resistance Flatness ( $R_{FLAT(ON)}$ ) (0.75  $\Omega$  typ).
- 5. -3 dB Bandwidth > 200 MHz.
- 6. Low Power Dissipation. CMOS construction ensures low power dissipation.
- 7. Fast ton/toff.
- 8. Tiny, 6-lead SOT-23 and 8-lead MSOP packages.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2002-2010 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

Features	. 1
Applications	. 1
Functional Block Diagram	. 1
General Description	. 1
Product Highlights	. 1
Revision History	. 2
Specifications	. 3
Absolute Maximum Ratings	. 5
ESD Caution	. 5
Pin Configuration and Function Descriptions	. 6

### **REVISION HISTORY**

#### 3/10-Rev. C to Rev. D

Removed B Version Text	Throughout
Changes to Figure 1	1
Deleted Endnote 1 (Table 1)	
Deleted Endnote 1 (Table 2)	
Changes to Figure 2	6
Changes to Ordering Guide	14

### 12/09—Rev. B to Rev. C

Updated Format	Universal
Changes to Table 3	
Added Table 4	6
Changes to Terminology Section	
Updated Outline Dimensions	
Changes to Ordering Guide	

### 7/02—Rev. A to Rev. B.

Typical Performance Characteristics	7
Test Circuits	9
Terminology	11
Applications Information	12
ADG719 Supply Voltages	12
On Response vs. Frequency	12
Off Isolation	12
Outline Dimensions	13
Ordering Guide	14

### **SPECIFICATIONS**

 $V_{\rm DD}$  = 5 V  $\pm$  10%, GND = 0 V.

### Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )					$V_{s} = 0 V \text{ to } V_{DD}$ , $I_{s} = -10 \text{ mA}$ ;
	2.5			Ωtyp	See Figure 14
	4	5	7	Ωmax	
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )		0.1		Ωtyp	$V_{s} = 0 V$ to $V_{DD}$ , $I_{s} = -10 \text{ mA}$
		0.4	0.4	$\Omega \max$	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.75	0.4	0.4	Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}$ , $I_{s} = -10 \text{ mA}$
Of Resistance Flattess (NFLAT(ON))	0.75	1 0	1.5		$v_{\rm S} = 0$ v to $v_{\rm DD}$ , is $= -10$ mA
		1.2	1.5	Ωmax	
LEAKAGE CURRENTS Is (Off)					$V_{DD} = 5.5 V$
Source Off Leakage	±0.01			nA typ	$V_{\rm S} = 4.5 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/4.5 \text{ V};$
	±0.25	±0.35	1	nA max	See Figure 15
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V \text{ or } V_{s} = V_{D} = 4.5 V;$
	±0.25	±0.35	5	nA max	See Figure 16
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>on</sub>	7			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			12	ns max	Vs = 3 V; See Figure 17
toff	3			ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
			6	ns max	Vs = 3 V; See Figure 17
Break-Before-Make Time Delay, t <sub>D</sub>	8			ns typ	RL = 300 Ω, $C_L$ = 35 pF,
	-		1	ns min	$V_{s1} = V_{s2} = 3 V$ ; See Figure 18
Off Isolation	-67		•	dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
on bolaton	-87			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
	0/			abtyp	See Figure 19
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-62 -82			dB typ dB typ	$R_L = 50 \Omega_2$ , $C_L = 5 pF$ , $f = 10 MHZ$ $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHZ$ ;
	-02			ивтур	-
Pandwidth 2 dP	200				See Figure 20 B = 50.0 C = 5 pF: See Figure 21
Bandwidth –3 dB	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; See Figure 21
C <sub>s</sub> (Off)	7			pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	27			pF typ	
POWER REQUIREMENTS					$V_{DD} = 5.5 V$
					Digital inputs = 0 V or 5.5 V
IDD	0.001			μA typ	
			1.0	μA max	

<sup>1</sup> Guaranteed by design, not subject to production test.

### $V_{\rm DD}$ = 3 V $\pm$ 10%, GND = 0 V.

### Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH			0 V to V <sub>DD</sub>	V	
Analog Signal Range					
On Resistance (R <sub>ON</sub> )	6	7		Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}$ , $I_{s} = -10 \text{ mA}$ ;
		10	12	Ωmax	See Figure 14
On Resistance Match Between					
Channels (ΔR <sub>ON</sub> )		0.1		Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}, I_{s} = -10 \text{ mA}$
		0.4	0.4	Ωmax	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )		2.5		Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}$ , $I_{s} = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 \text{ V}$
Source Off Leakage I <sub>s</sub> (Off)	±0.01			nA typ	$V_{s} = 3 V/1 V, V_{D} = 1 V/3 V;$
	±0.25	±0.35	1	nA max	See Figure 15
Channel On Leakage I <sub>D</sub> , I <sub>S</sub> (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V \text{ or } V_{s} = V_{D} = 3 V;$
	±0.25	±0.35	5	nA max	See Figure 16
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>on</sub>	10			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			15	ns max	$V_s = 2 V$ ; See Figure 17
toff	4			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			8	ns max	V <sub>s</sub> = 2 V; See Figure 17
Break-Before-Make Time Delay, t <sub>D</sub>	8			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			1	ns min	$V_{s1} = V_{s2} = 2 V$ ; See Figure 18
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-87			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
					See Figure 19
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
					See Figure 20
Bandwidth –3 dB	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; See Figure 21
Cs (Off)	7			pF typ	
C <sub>D</sub> , C <sub>s</sub> (On)	27			pF typ	
POWER REQUIREMENTS	1				$V_{DD} = 3.3 V$
-					Digital inputs = 0 V or 3.3 V
IDD	0.001			µA typ	
	1.0			µA max	

<sup>1</sup> Guaranteed by design, not subject to production test.

### ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 3.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +7 V
Analog, Digital Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or
	30 mA, whichever occurs first
Peak Current, S or D	100 mA
	(Pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	30 mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
MSOP Package, Power Dissipation	315 mW
$\theta_{JA}$ Thermal Impedance	206°C/W
θ <sub>JC</sub> Thermal Impedance	44°C/W
SOT-23 Package, Power Dissipation	282 mW
$\theta_{JA}$ Thermal Impedance	229.6°C/W
$\theta_{JC}$ Thermal Impedance	91.99°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	220°C
Soldering (Pb-Free)	
Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec
ESD	1 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one maximum rating may be applied at any one time.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>1</sup> Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given

### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

08708-002

IN 1	ADG719	6 S2
V <sub>DD</sub> 2	TOP VIEW	5 D
GND 3	(Not to Scale)	4 S1
L	,	1

Figure 2. 6-Lead SOT-23



Figure 3. 8-Lead MSOP

#### Table 4. Pin description

Pin N	lumber		
MSOP	SOT-23	Mnemonic	Description
1	5	D	Drain Terminal. Can be used as an input or output.
2	4	S1	Source Terminal. Can be used as an input or output.
3	3	GND	Ground (0 V) Reference Pin.
4	2	VDD	Most Positive Power Supply Pin.
5	-	NC	Not Internally Connected.
6	1	IN	Digital Switch Control Pin.
7	-	NC	Not Internally Connected.
8	6	S2	Source Terminal. Can be used as an input or output.

#### Table 5. Truth Table

ADG719 IN	Switch S1	Switch S2
0	ON	OFF
1	OFF	ON

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. On Resistance vs. V<sub>D</sub> (V<sub>s</sub>), Single Supplies




Figure 5. On Resistance vs.  $V_D$  (V<sub>s</sub>) for Different Temperatures,  $V_{DD} = 3 V$ 




Figure 6. On Resistance vs.  $V_D$  (V<sub>s</sub>) for Different Temperatures,  $V_{DD} = 5 V$ 





Figure 7. Leakage Currents vs. Temperature








Figure 9. Supply Current vs. Input Switching Frequency




Figure 11. Crosstalk vs. Frequency




Figure 13. Charge Injection vs. Source Voltage

#### **TEST CIRCUITS** I<sub>D</sub> (OFF) I<sub>S</sub> (OFF) I<sub>D</sub> (ON) s oo D D s A ~` ``` (A) (A) vs≞ vs ≟ ∀ **VD** 708-016 VD V1 s D -0-٧s 38708-01. R<sub>ON</sub> = V1/I<sub>DS</sub> Figure 15. Off Leakage Figure 16. On Leakage Figure 14. On Resistance V<sub>DD</sub> 0 0.1µF VIN 50% 50% £ V<sub>DD</sub> 90% 90% D s 300Ω V ⊥ c<sub>L</sub> ⊤ 35pF ▽ o', o Vout ο ν<sub>ουτ</sub> IN Ð GND 708-017 toff 4 Figure 17. Switching Times v<sub>DD</sub> Q 0.1µF ٦ŀ £ $V_{\text{IN}}$ 50% 50% V<sub>DD</sub> 0V **S**1 V<sub>S1</sub> 7 D D2 R<sub>L2</sub> 300Ω o v<sub>out</sub> 50% 509 S2 2 Vout V<sub>S2</sub> IN ٥V GND 08708-018

Figure 18. Break-Before-Make Time Delay, t<sub>D</sub>




Figure 19. Off Isolation




Figure 20. Channel-to-Channel Crosstalk




Figure 21. Bandwidth

### TERMINOLOGY

#### Ron

Ohmic Resistance between D and S.

### $\Delta R_{ON}$

On Resistance Match between Any Two Channels that is, R<sub>ON</sub> max – R<sub>ON</sub> min.

### R<sub>FLAT</sub>(ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off) Source Leakage Current with the Switch Off.

 $I_{D}$ ,  $I_{S}$  (**On**) Channel Leakage Current with the Switch On.

 $\mathbf{V}_{\mathrm{D}}\left(\mathbf{V}s\right)$  Analog Voltage on Terminals D and S.

C<sub>s</sub> (Off) Off Switch Source Capacitance.

**С**<sub>D</sub>, **С**<sub>s</sub> (**On**) On Switch Capacitance.

ton

Delay between Applying the Digital Control Input and the Output Switching On.

### toff

Delay between Applying the Digital Control Input and the Output Switching Off.

### t<sub>D</sub>

Off Time or On Time Measured between the 90% Points of Both Switches, when Switching From One Address State to Another.

### Crosstalk

A Measure of Unwanted Signal That Is Coupled through from One Channel to Another as a Result of Parasitic Capacitance.

**Off Isolation** A Measure of Unwanted Signal Coupling through an Off Switch.

**Bandwidth** The Frequency at Which the Output is Attenuated by –3 dBs.

**On Response** The Frequency Response of the On Switch.

### **Insertion Loss** Loss due to On Resistance of Switch.

### **APPLICATIONS INFORMATION**

The ADG719 belongs to Analog Devices' new family of CMOS switches. This series of general-purpose switches has improved switching times, lower on resistance, higher bandwidths, low power consumption, and low leakage currents.

### **ADG719 SUPPLY VOLTAGES**

Functionality of the ADG719 extends from 1.8 V to 5.5 V single supply, which makes it ideal for battery-powered instruments where power efficiency and performance are important design parameters.

It is important to note that the supply voltage effects the input signal range, the on resistance, and the switching times of the part. By taking a look at the Typical Performance Characteristics and the Specifications, the effects of the power supplies can be clearly seen.

For  $V_{\text{DD}}$  = 1.8 V operation,  $R_{\text{ON}}$  is typically 40  $\Omega$  over the temperature range.

### **ON RESPONSE VS. FREQUENCY**

Figure 22 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.




Figure 22. Switch Represented by Equivalent Parasitic Components

The transfer function that describes the equivalent diagram of the switch (Figure 22) is of the form A(s) shown below:

$$A(s) = R_T \left[ \frac{s(R_{ON} \ C_{DS}) + 1}{s(R_T \ R_{ON} \ C_T) + 1} \right]$$

where:

 $R_{\rm T} = R_{\rm LOAD} / (R_{\rm LOAD} + R_{\rm ON})$ 

 $C_{\rm T} = C_{\rm LOAD} + C_{\rm D} + C_{\rm DS}$ 


The signal transfer characteristic is dependent on the switch channel capacitance,  $C_{DS}$ . This capacitance creates a frequency zero in the numerator of the transfer function A(s). Because the

switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with  $C_{DS}$  and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of A(s).

The dominant effect of the output capacitance,  $C_D$ , causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance. The On Response vs. Frequency plot for the ADG719 can be seen in Figure 12.

### **OFF ISOLATION**

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance,  $C_{DS}$ , couples the input signal to the output load when the switch is off, as shown in Figure 23.




igure 23. Off Isolation Is Affected by External Load Resistance and Capacitance

The larger the value of  $C_{DS}$ , the larger the values of feedthrough that will be produced. Figure 10 illustrates the drop in off isolation as a function of frequency. From dc to roughly 200 kHz, the switch shows better than -95 dB isolation. Up to frequencies of 10 MHz, the off isolation remains better than -67 dB. As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest  $C_{DS}$  possible. The values of load resistance and capacitance also affect off isolation, since they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$A(s) = \left[\frac{s(R_{LOAD} C_{DS})}{s(R_{LOAD})(C_{LOAD} + C_{D} + C_{DS}) + 1}\right]$$

### **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

<b>Model</b> <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
ADG719BRM	-40°C to +125°C	8-Lead MSOP	RM-8	S5B
ADG719BRM-REEL	–40°C to +125°C	8-Lead MSOP	RM-8	S5B
ADG719BRM-REEL7	-40°C to +125°C	8-Lead MSOP	RM-8	S5B
ADG719BRMZ	–40°C to +125°C	8-Lead MSOP	RM-8	S5B#
ADG719BRMZ-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	S5B#
ADG719BRMZ-REEL7	-40°C to +125°C	8-Lead MSOP	RM-8	S5B#
ADG719BRT-REEL	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B
ADG719BRT-REEL7	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B
ADG719BRT -500RL7	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B
ADG719BRTZ -500RL7	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B#
ADG719BRTZ-R2	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B#
ADG719BRTZ-REEL	–40°C to +125°C	6-Lead SOT-23	RJ-6	S5B#
ADG719BRTZ-REEL7	-40°C to +125°C	6-Lead SOT-23	RJ-6	S5B#

<sup>1</sup> Z = RoHS Compliant Part.

### NOTES

# NOTES



www.analog.com

©2002–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08708-0-3/10(D)

Rev. D | Page 16 of 16