

FEATURES

- Fast and flexible output rate: 5 SPS to 250 kSPS
- Channel scan data rate of 50 kSPS/channel (20 μ s settling)
- Performance specifications
 - 17.2 noise free bits at 250 kSPS
 - 20 noise free bits at 2.5 kSPS
 - 24 noise free bits at 20 SPS
 - INL: ± 1 ppm of FSR
 - 85 dB rejection of 50 Hz and 60 Hz with 50 ms settling
- User configurable input channels
 - 2 fully differential channels or 4 single-ended channels
 - Crosspoint multiplexer
- On-chip 2.5 V reference (± 2 ppm/ $^{\circ}$ C drift)
- True rail-to-rail analog and reference input buffers
- Internal or external clock
- Power supply: AVDD1 = 5 V, AVDD2 = IOVDD = 2 V to 5 V
 - Split supply with AVDD1/AVSS at ± 2.5 V
- ADC current: 8.4 mA
- Temperature range: -40° C to $+105^{\circ}$ C
- 3- or 4-wire serial digital interface (Schmitt trigger on SCLK)
- Serial port interface (SPI), QSPI, MICROWIRE, and DSP compatible

APPLICATIONS

- Process control: PLC/DCS modules
- Temperature and pressure measurement
- Medical and scientific multichannel instrumentation
- Chromatography

GENERAL DESCRIPTION

The AD7175-2 is a low noise, fast settling, multiplexed, 2-/4-channel (fully/pseudo differential) Σ - Δ analog-to-digital converter (ADC) for low bandwidth inputs. It has a maximum channel scan rate of 50 kSPS (20 μ s) for fully settled data. The output data rates range from 5 SPS to 250 kSPS.


The AD7175-2 integrates key analog and digital signal conditioning blocks to allow users to configure an individual setup for each analog input channel in use. Each feature can be user selected on a per channel basis. Integrated true rail-to-rail buffers on the analog inputs and external reference inputs provide easy to drive high impedance inputs. The precision 2.5 V low drift (2 ppm/ $^{\circ}$ C) band gap internal reference (with output reference buffer) adds embedded functionality to reduce external component count.

The digital filter allows simultaneous 50 Hz/60 Hz rejection at 27.27 SPS output data rate. The user can switch between different filter options according to the demands of each channel in the application. The ADC automatically switches through each selected channel. Further digital processing functions include offset and gain calibration registers, configurable on a per channel basis.

The device operates with a 5 V AVDD1, or ± 2.5 V AVDD1/AVSS, and 2 V to 5 V AVDD2 and IOVDD supplies. The specified operating temperature range is -40° C to $+105^{\circ}$ C. The AD7175-2 is in a 24-lead TSSOP package.

Note that, throughout this data sheet, the dual function pin names are referenced by the relevant function only.

FUNCTIONAL BLOCK DIAGRAM



12488-001

Figure 1.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

TABLE OF CONTENTS

| | |
|--|----|
| Features | 1 |
| Applications | 1 |
| General Description | 1 |
| Functional Block Diagram | 1 |
| Revision History | 3 |
| Specifications..... | 4 |
| Timing Characteristics | 7 |
| Timing Diagrams..... | 8 |
| Absolute Maximum Ratings..... | 9 |
| Thermal Resistance | 9 |
| ESD Caution..... | 9 |
| Pin Configuration and Function Descriptions..... | 10 |
| Typical Performance Characteristics | 12 |
| Noise Performance and Resolution..... | 19 |
| Getting Started | 20 |
| Power Supplies | 21 |
| Digital Communication..... | 21 |
| AD7175-2 Reset..... | 22 |
| Configuration Overview | 22 |
| Circuit Description..... | 28 |
| Buffered Analog Input | 28 |
| Crosspoint Multiplexer | 28 |
| AD7175-2 Reference | 29 |
| Buffered Reference Input..... | 30 |
| Clock Source | 30 |
| Digital Filters..... | 31 |
| Sinc5 + Sinc1 Filter..... | 31 |
| Sinc3 Filter..... | 31 |
| Single Cycle Settling..... | 32 |
| Enhanced 50 Hz and 60 Hz Rejection Filters..... | 36 |
| Operating Modes | 39 |
| Continuous Conversion Mode | 39 |
| Continuous Read Mode..... | 40 |
| Single Conversion Mode | 41 |
| Standby and Power-Down Modes..... | 42 |
| Calibration..... | 42 |
| Digital Interface | 43 |
| Checksum Protection | 43 |
| CRC Calculation..... | 44 |
| Integrated Functions | 46 |
| General-Purpose Input/Output..... | 46 |
| External Multiplexer Control | 46 |
| Delay | 46 |
| 16-Bit/24-Bit Conversions..... | 46 |
| DOUT_RESET | 46 |
| Synchronization..... | 46 |
| Error Flags | 47 |
| DATA_STAT | 47 |
| IOSTRENGTH | 48 |
| Internal Temperature Sensor | 48 |
| Grounding and Layout | 49 |
| Register Summary | 50 |
| Register Details | 51 |
| Communications Register..... | 51 |
| Status Register..... | 52 |
| ADC Mode Register..... | 53 |
| Interface Mode Register | 54 |
| Register Check | 55 |
| Data Register..... | 55 |
| GPIO Configuration Register..... | 56 |
| ID Register..... | 57 |
| Channel Register 0 | 57 |
| Channel Register 1 to Channel Register 3 | 58 |
| Setup Configuration Register 0 | 59 |
| Setup Configuration Register 1 to Setup Configuration Register 3 | 59 |
| Filter Configuration Register 0..... | 60 |
| Filter Configuration Register 1 to Filter Configuration Register 3 | 61 |
| Offset Register 0 | 61 |
| Offset Register 1 to Offset Register 3..... | 61 |
| Gain Register 0..... | 61 |
| Gain Register 1 to Gain Register 3 | 61 |
| Outline Dimensions | 62 |
| Ordering Guide | 62 |

REVISION HISTORY**5/2016—Rev. A to Rev. B**

| | |
|---|----|
| Changes to Figure 1..... | 1 |
| Added Endnote Reference 1 to 0°C to 105°C Parameter and -40°C to +105°C Parameter, Table 1 | 4 |
| Change to Sensitivity Parameter, Table 1 | 5 |
| Changes to Power Supplies Section | 21 |
| Change to Table 21 | 34 |
| Change to Table 22 | 35 |
| Changes to Internal Temperature Sensor Section..... | 48 |

9/2014—Rev. 0 to Rev. A

| | |
|--------------------------------|----|
| Changes to Ordering Guide..... | 60 |
|--------------------------------|----|

7/2014—Revision 0: Initial Version

SPECIFICATIONS

AVDD1 = 4.5 V to 5.5 V, AVDD2 = 2 V to 5.5 V, IOVDD = 2 V to 5.5 V, AVSS = DGND = 0 V, REF+ = 2.5 V, REF- = AVSS, MCLK = internal master clock = 16 MHz, $T_A = T_{MIN}$ to T_{MAX} (-40°C to $+105^\circ\text{C}$), unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|--|---|-------------|----------------------|------------------------|-------------------------------------|
| ADC SPEED AND PERFORMANCE | | | | | |
| Output Data Rate (ODR) | | 5 | | 250,000 | SPS |
| No Missing Codes ¹ | Excluding sinc3 filter ≥ 125 kSPS | 24 | | | Bits |
| Resolution | See Table 6 and Table 7 | | | | |
| Noise | See Table 6 and Table 7 | | | | |
| ACCURACY | | | | | |
| Integral Nonlinearity (INL) | Analog input buffers enabled Analog input buffers disabled | | ± 3.5 ± 1 | ± 7.8 ± 3.5 | ppm of FSR ppm of FSR |
| Offset Error ² | Internal short | | ± 40 | | μV |
| Offset Drift | Internal short | | ± 80 | | $\text{nV}/^\circ\text{C}$ |
| Gain Error ² | | | ± 35 | ± 85 | ppm of FSR |
| Gain Drift | | | ± 0.4 | ± 0.75 | ppm/ $^\circ\text{C}$ |
| REJECTION | | | | | |
| Power Supply Rejection | AVDD1, AVDD2, $V_{IN} = 1$ V | | 95 | | dB |
| Common-Mode Rejection | $V_{IN} = 0.1$ V | | | | |
| At DC | | 95 | | | dB |
| At 50 Hz, 60 Hz ¹ | 20 Hz output data rate (post filter), 50 Hz ± 1 Hz and 60 Hz ± 1 Hz | 120 | | | dB |
| Normal Mode Rejection ¹ | 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Internal clock, 20 SPS ODR (postfilter) External clock, 20 SPS ODR (postfilter) | 71 85 | 90 90 | | dB dB |
| ANALOG INPUTS | | | | | |
| Differential Input Range | $V_{REF} = (\text{REF}+) - (\text{REF}-)$ | | $\pm V_{REF}$ | | V |
| Absolute Voltage Limits ¹ | | | | | |
| Input Buffers Disabled | | AVSS – 0.05 | | AVDD1 + 0.05 | V |
| Input Buffers Enabled | | AVSS | | AVDD1 | V |
| Analog Input Current | | | | | |
| Input Buffers Disabled | | | ± 48 | | $\mu\text{A}/\text{V}$ |
| Input Current | | | ± 0.75 | | $\text{nA}/\text{V}/^\circ\text{C}$ |
| Input Current Drift | External clock Internal clock ($\pm 2.5\%$ clock) | | ± 4 | | $\text{nA}/\text{V}/^\circ\text{C}$ |
| Input Buffers Enabled | | | ± 30 | | nA |
| Input Current | | | ± 75 | | $\text{pA}/^\circ\text{C}$ |
| Input Current Drift | AVDD1 – 0.2 V to AVSS + 0.2 V | | ± 1 | | $\text{nA}/^\circ\text{C}$ |
| Crosstalk | AVDD1 to AVSS 1 kHz input | | -120 | | dB |
| INTERNAL REFERENCE | | | | | |
| Output Voltage | 100 nF external capacitor to AVSS | | 2.5 | | V |
| Initial Accuracy ³ | REFOUT, with respect to AVSS | | | 0.12 | % of V |
| Temperature Coefficient | REFOUT, $T_A = 25^\circ\text{C}$ | | | | |
| 0°C to 105°C ¹ | | | ± 2 | ± 5 | ppm/ $^\circ\text{C}$ |
| -40°C to $+105^\circ\text{C}$ ¹ | | | ± 3 | ± 10 | ppm/ $^\circ\text{C}$ |
| Reference Load Current, I_{LOAD} | | | -10 | $+10$ | mA |
| Power Supply Rejection | AVDD1, AVDD2, (line regulation) | | 90 | | dB |
| Load Regulation | $\Delta V_{OUT}/\Delta I_{LOAD}$ | | 32 | | ppm/mA |
| Voltage Noise | e_N , 0.1 Hz to 10 Hz, 2.5 V reference | | 4.5 | | $\mu\text{V rms}$ |
| Voltage Noise Density | e_N , 1 kHz, 2.5 V reference | | 215 | | $\text{nV}/\sqrt{\text{Hz}}$ |

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|---|--------------------------------------|-------------|------------|--------------|---------|
| Turn-On Settling Time | 100 nF REFOUT capacitor | 200 | | | μs |
| Short-Circuit Current, I_{SC} | | 25 | | | mA |
| EXTERNAL REFERENCE INPUTS | | | | | |
| Differential Input Range | $V_{REF} = (REF+) - (REF-)$ | 1 | 2.5 | AVDD1 | V |
| Absolute Voltage Limits ¹ | | AVSS – 0.05 | | AVDD1 + 0.05 | V |
| Input Buffers Disabled | | AVSS | | AVDD1 | V |
| Input Buffers Enabled | | | | | V |
| REFIN Input Current | | | | | |
| Input Buffers Disabled | | | ± 72 | | μA/V |
| Input Current | | | ± 1.2 | | nA/V/°C |
| Input Current Drift | External clock Internal clock | | ± 6 | | nA/V/°C |
| Input Buffers Enabled | | | ± 800 | | nA |
| Input Current | | | 1.25 | | nA/°C |
| Input Current Drift | | | | | |
| Normal Mode Rejection ¹ | See the Rejection parameter | | 95 | | dB |
| Common-Mode Rejection | | | | | |
| TEMPERATURE SENSOR | | | | | |
| Accuracy | After user calibration at 25°C | | ± 2 | | °C |
| Sensitivity | | | 470 | | μV/K |
| BURNOUT CURRENTS | | | | | |
| Source/Sink Current | Analog input buffers must be enabled | | ± 10 | | μA |
| GENERAL-PURPOSE INPUT/OUTPUT (GPIO0, GPIO1) | With respect to AVSS | | | | |
| Input Mode Leakage Current ¹ | | –10 | | +10 | μA |
| Floating State Output Capacitance | | | 5 | | pF |
| Output High Voltage, V_{OH}^1 | $I_{SOURCE} = 200 \mu A$ | AVSS + 4 | | | V |
| Output Low Voltage, V_{OL}^1 | $I_{SINK} = 800 \mu A$ | | AVSS + 0.4 | | V |
| Input High Voltage, V_{IH}^1 | | AVSS + 3 | | | V |
| Input Low Voltage, V_{IL}^1 | | | AVSS + 0.7 | | V |
| CLOCK | | | | | |
| Internal Clock | | | | | |
| Frequency | | | 16 | | MHz |
| Accuracy | | –2.5% | | +2.5% | % |
| Duty Cycle | | 50 | | | % |
| Output Low Voltage, V_{OL} | | | 0.4 | | V |
| Output High Voltage, V_{OH} | | 0.8 × IOVDD | | | V |
| Crystal | | | | | |
| Frequency | | 14 | 16 | 16.384 | MHz |
| Startup Time | | | 10 | | μs |
| External Clock (CLKIO) | | | 16 | 16.384 | MHz |
| Duty Cycle ¹ | | 30 | 50 | 70 | % |

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|------------------------------------|--|----------------------------|------|----------------------------|---------------|
| LOGIC INPUTS | | | | | |
| Input High Voltage, V_{INH}^1 | $2 \text{ V} \leq \text{IOVDD} < 2.3 \text{ V}$ $2.3 \text{ V} \leq \text{IOVDD} \leq 5.5 \text{ V}$ | $0.65 \times \text{IOVDD}$ | | | V |
| Input Low Voltage, V_{INL}^1 | $2 \text{ V} \leq \text{IOVDD} < 2.3 \text{ V}$ $2.3 \text{ V} \leq \text{IOVDD} \leq 5.5 \text{ V}$ | $0.7 \times \text{IOVDD}$ | | $0.35 \times \text{IOVDD}$ | V |
| Hysteresis ¹ | $\text{IOVDD} \geq 2.7 \text{ V}$ $\text{IOVDD} < 2.7 \text{ V}$ | 0.08 | 0.25 | 0.7 | V |
| Leakage Currents | $\text{IOVDD} < 2.7 \text{ V}$ | 0.04 | 0.2 | +10 | μA |
| LOGIC OUTPUT (DOUT/RDY) | | | | | |
| Output High Voltage, V_{OH}^1 | $\text{IOVDD} \geq 4.5 \text{ V}, I_{\text{SOURCE}} = 1 \text{ mA}$ $2.7 \text{ V} \leq \text{IOVDD} < 4.5 \text{ V}, I_{\text{SOURCE}} = 500 \mu\text{A}$ $\text{IOVDD} < 2.7 \text{ V}, I_{\text{SOURCE}} = 200 \mu\text{A}$ | $0.8 \times \text{IOVDD}$ | | | V |
| Output Low Voltage, V_{OL}^1 | $\text{IOVDD} \geq 4.5 \text{ V}, I_{\text{SINK}} = 2 \text{ mA}$ $2.7 \text{ V} \leq \text{IOVDD} < 4.5 \text{ V}, I_{\text{SINK}} = 1 \text{ mA}$ $\text{IOVDD} < 2.7 \text{ V}, I_{\text{SINK}} = 400 \mu\text{A}$ | $0.8 \times \text{IOVDD}$ | | 0.4 | V |
| Leakage Current | Floating state | | | 0.4 | V |
| Output Capacitance | Floating state | -10 | 10 | +10 | μA |
| | | | | | pF |
| SYSTEM CALIBRATION ¹ | | | | | |
| Full-Scale (FS) Calibration Limit | | | | $1.05 \times \text{FS}$ | V |
| Zero-Scale Calibration Limit | | | | $-1.05 \times \text{FS}$ | V |
| Input Span | | | | $0.8 \times \text{FS}$ | V |
| POWER REQUIREMENTS | | | | | |
| Power Supply Voltage | | | | | |
| AVDD1 to AVSS | | 4.5 | | 5.5 | V |
| AVDD2 to AVSS | | 2 | | 5.5 | V |
| AVSS to DGND | | -2.75 | | 0 | V |
| IOVDD to DGND | | 2 | | 5.5 | V |
| IOVDD to AVSS | For $\text{AVSS} < \text{DGND}$ | | | 6.35 | V |
| POWER SUPPLY CURRENTS ⁴ | All outputs unloaded, digital inputs connected to IOVDD or DGND | | | | |
| Full Operating Mode | | | | | |
| AVDD1 Current | Analog input and reference input buffers disabled, external reference | | 1.4 | 1.65 | mA |
| | Analog input and reference input buffers disabled, internal reference | | 1.75 | 2 | mA |
| | Analog input and reference input buffers enabled, external reference | | 13 | 16 | mA |
| | Each buffer: AIN+, AIN-, REF+, REF- | | 2.9 | | mA |
| AVDD2 Current | External reference | | 4.5 | 5 | mA |
| | Internal reference | | 4.75 | 5.2 | mA |
| IOVDD Current | External clock | | 2.5 | 2.8 | mA |
| | Internal clock | | 2.75 | 3.1 | mA |
| | External crystal | | 3 | | mA |
| Standby Mode (LDO On) | Internal reference off, total current consumption | | 25 | | μA |
| | Internal reference on, total current consumption | | 425 | | μA |
| Power-Down Mode | Full power-down (including LDO and internal reference) | | 5 | 10 | μA |

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|--------------------------------|--|-----|-----|-----|------|
| POWER DISSIPATION ⁴ | | | | | |
| Full Operating Mode | All buffers disabled, external clock and reference, AVDD2 = 2 V, IOVDD = 2 V | 21 | | | mW |
| | All buffers disabled, external clock and reference, all supplies = 5 V | 42 | | | mW |
| | All buffers disabled, external clock and reference, all supplies = 5.5 V | | 52 | | mW |
| | All buffers enabled, internal clock and reference, AVDD2 = 2 V, IOVDD = 2 V | | 82 | | mW |
| | All buffers enabled, internal clock and reference, all supplies = 5 V | | 105 | | mW |
| | All buffers enabled, internal clock and reference, all supplies = 5.5 V | | | 136 | mW |
| Standby Mode | Internal reference off, all supplies = 5 V | 125 | | | µW |
| | Internal reference on, all supplies = 5 V | 2.2 | | | mW |
| Power-Down Mode | Full power-down, all supplies = 5 V | 25 | 50 | | µW |

¹ Specification is not production tested but is supported by characterization data at initial product release.

² Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed output data rate.

³ This specification includes moisture sensitivity level (MSL) preconditioning effects.

⁴ This specification is with no load on the REFOUT and digital output pins.

TIMING CHARACTERISTICS

IOVDD = 2 V to 5.5 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, C_{LOAD} = 20 pF, unless otherwise noted.

Table 2.

| Parameter | Limit at T _{MIN} , T _{MAX} | Unit | Test Conditions/Comments ^{1, 2} |
|-----------------------------|--|--------|---|
| SCLK | | | |
| t ₃ | 25 | ns min | SCLK high pulse width |
| t ₄ | 25 | ns min | SCLK low pulse width |
| READ OPERATION | | | |
| t ₁ | 0 | ns min | CS falling edge to DOUT/RDY active time |
| | 15 | ns max | IOVDD = 4.75 V to 5.5 V |
| | 40 | ns max | IOVDD = 2 V to 3.6 V |
| t ₂ ³ | 0 | ns min | SCLK active edge to data valid delay ⁴ |
| | 12.5 | ns max | IOVDD = 4.75 V to 5.5 V |
| | 25 | ns max | IOVDD = 2 V to 3.6 V |
| t ₅ ⁵ | 2.5 | ns min | Bus relinquish time after CS inactive edge |
| | 20 | ns max | |
| t ₆ | 0 | ns min | SCLK inactive edge to CS inactive edge |
| t ₇ | 10 | ns min | SCLK inactive edge to DOUT/RDY high/low |
| WRITE OPERATION | | | |
| t ₈ | 0 | ns min | CS falling edge to SCLK active edge setup time ⁴ |
| t ₉ | 8 | ns min | Data valid to SCLK edge setup time |
| t ₁₀ | 8 | ns min | Data valid to SCLK edge hold time |
| t ₁₁ | 5 | ns min | CS rising edge to SCLK edge hold time |

¹ Sample tested during initial release to ensure compliance.


² See Figure 2 and Figure 3.

³ This parameter is defined as the time required for the output to cross the V_{OL} or V_{OH} limits.

⁴ The SCLK active edge is the falling edge of SCLK.


⁵ DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while DOUT/RDY is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once.

TIMING DIAGRAMS



12468-003

Figure 2. Read Cycle Timing Diagram



12468-004

Figure 3. Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
|------------------------------------|-------------------------|
| AVDD1, AVDD2 to AVSS | -0.3 V to +6.5 V |
| AVDD1 to DGND | -0.3 V to +6.5 V |
| IOVDD to DGND | -0.3 V to +6.5 V |
| IOVDD to AVSS | -0.3 V to +7.5 V |
| AVSS to DGND | -3.25 V to +0.3 V |
| Analog Input Voltage to AVSS | -0.3 V to AVDD1 + 0.3 V |
| Reference Input Voltage to AVSS | -0.3 V to AVDD1 + 0.3 V |
| Digital Input Voltage to DGND | -0.3 V to IOVDD + 0.3 V |
| Digital Output Voltage to DGND | -0.3 V to IOVDD + 0.3 V |
| Analog Input/Digital Input Current | 10 mA |
| Operating Temperature Range | -40°C to +105°C |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Junction Temperature | 150°C |
| Lead Soldering, Reflow Temperature | 260°C |
| ESD Rating (HBM) | 4 kV |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for a device soldered on a JEDEC test board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | θ_{JA} | Unit |
|---------------------|---------------|------|
| 24-Lead TSSOP | 149 | °C/W |
| JEDEC 1-Layer Board | 81 | °C/W |
| JEDEC 2-Layer Board | | |

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|-------------|-------------------|---|
| 1 | AIN4 | AI | Analog Input 4. Selectable through crosspoint multiplexer. |
| 2 | REF- | AI | Reference Input Negative Terminal. REF- can span from AVSS to AVDD1 – 1 V. |
| 3 | REF+ | AI | Reference Input Positive Terminal. An external reference can be applied between REF+ and REF-. REF+ can span from AVSS + 1 V to AVDD1. The device functions with a reference magnitude from 1 V to AVDD1. |
| 4 | REFOUT | AO | Buffered Output of Internal Reference. The output is 2.5 V with respect to AVSS. |
| 5 | REGCAPA | AO | Analog LDO Regulator Output. Decouple this pin to AVSS using a 1 μ F and a 0.1 μ F capacitor. |
| 6 | AVSS | P | Negative Analog Supply. This supply ranges from –2.75 V to 0 V and is nominally set to 0 V. |
| 7 | AVDD1 | P | Analog Supply Voltage 1. This voltage is 5 V \pm 10% with respect to AVSS. |
| 8 | AVDD2 | P | Analog Supply Voltage 2. This voltage ranges from 2 V to 5 V with respect to AVSS. |
| 9 | XTAL1 | AI | Input 1 for Crystal. |
| 10 | XTAL2/CLKIO | AI/DI | Input 2 for Crystal/Clock Input or Output. Based on the CLOCKSEL bits in the ADCMODE register. There are four options available for selecting the MCLK source: Internal oscillator: no output. Internal oscillator: output to XTAL2/CLKIO. Operates at IOVDD logic level. External clock: input to XTAL2/CLKIO. Input must be at IOVDD logic level. External crystal: connected between XTAL1 and XTAL2/CLKIO. |
| 11 | DOUT/RDY | DO | Serial Data Output/Data Ready Output. DOUT/RDY is a dual purpose pin. It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. The data-word/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. When CS is high, the DOUT/RDY output is three-stated. When CS is low, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. |
| 12 | DIN | DI | Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers in the ADC, with the register address (RA) bits of the communications register identifying the appropriate register. Data is clocked in on the rising edge of SCLK. |
| 13 | SCLK | DI | Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt triggered input, making the interface suitable for opto-isolated applications. |
| 14 | CS | DI | Chip Select Input. This is an active low logic input selects the ADC. CS can select the ADC in systems with more than one device on the serial bus. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device. When CS is high, the DOUT/RDY output is three-stated. |

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|------------|-------------------|---|
| 15 | SYNC/ERROR | DI/O | <p>Synchronization Input/Error Input/Output. This pin can be switched between a logic input and a logic output in the GPIOCON register. When synchronization input (SYNC) is enabled, this pin allows synchronization of the digital filters and analog modulators when using multiple AD7175-2 devices. For more information, see the Synchronization section. When the synchronization input is disabled, this pin can be used in one of three modes:</p> <p>Active low error input mode: this mode sets the ADC_ERROR bit in the status register.</p> <p>Active low, open-drain error output mode: the status register error bits are mapped to the <u>ERROR</u> output. The <u>SYNC/ERROR</u> pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed.</p> <p>General-purpose output mode: the status of the pin is controlled by the ERR_DAT bit in the GPIOCON register. The pin is referenced between IOVDD and DGND, as opposed to the AVDD1 and AVSS levels used by the GPIOx pins. The pin has an active pull-up in this case.</p> |
| 16 | IOVDD | P | Digital Input/Output Supply Voltage. The IOVDD voltage ranges from 2 V to 5 V. IOVDD is independent of AVDD2. For example, IOVDD can be operated at 3 V when AVDD2 equals 5 V, or vice versa. If AVSS is set to -2.5 V, the voltage on IOVDD must not exceed 3.6 V. |
| 17 | DGND | P | Digital Ground. |
| 18 | REGCAPD | AO | Digital LDO Regulator Output. This pin is for decoupling purposes only. Decouple this pin to DGND using a 1 μ F and a 0.1 μ F capacitor. |
| 19 | GPIO0 | DI/O | General-Purpose Input/Output 0. The pin is referenced between AVDD1 and AVSS levels. |
| 20 | GPIO1 | DI/O | General-Purpose Input/Output 1. The pin is referenced between AVDD1 and AVSS levels. |
| 21 | AIN0 | AI | Analog Input 0. Selectable through the crosspoint multiplexer. |
| 22 | AIN1 | AI | Analog Input 1. Selectable through the crosspoint multiplexer. |
| 23 | AIN2 | AI | Analog Input 2. Selectable through the crosspoint multiplexer. |
| 24 | AIN3 | AI | Analog Input 3. Selectable through the crosspoint multiplexer. |

¹ AI is analog input, AO is analog output, DI/O is bidirectional digital input/output, DO is digital output, DI is digital input, and P is power supply.

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD1 = 5 V, AVDD2 = 5 V, IOVDD = 3.3 V, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 5. Noise (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 5 SPS)




Figure 8. Histogram (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 5 SPS)




Figure 6. Noise (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 10 kSPS)




Figure 9. Histogram (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 10 kSPS)




Figure 7. Noise (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 250 kSPS)







Figure 10. Histogram (Analog Input Buffers Disabled, $V_{REF} = 5\text{ V}$, Output Data Rate = 250 kSPS)




12468-211




12468-212




12468-213



12468-214



12468-215



12468-216




Figure 17. Noise vs. Input Common-Mode Voltage, Analog Input Buffers On and Off




Figure 18. Noise vs. External Master Clock Frequency, Analog Input Buffers On and Off




Figure 19. Internal Reference Settling Time




Figure 20. Common-Mode Rejection Ratio (CMRR) vs. V_{IN} Frequency ($V_{IN} = 0.1$ V, Output Data Rate = 250 kSPS)




Figure 21. Common-Mode Rejection Ratio (CMRR) vs. V_{IN} Frequency ($V_{IN} = 0.1$ V, 10 Hz to 70 Hz, Output Data Rate = 20 SPS Enhanced Filter)




Figure 22. Power Supply Rejection Ratio (PSRR) vs. V_{IN} Frequency




Figure 23. Integral Nonlinearity (INL) vs. V_{IN} (Differential Input)




Figure 24. Integral Nonlinearity (INL) Distribution Histogram (Differential Input, Analog Input Buffers Enabled, $V_{REF} = 2.5$ V External, 100 Units)




Figure 25. Integral Nonlinearity (INL) Distribution Histogram (Differential Input, Analog Input Buffers Disabled, $V_{REF} = 2.5$ V External, 100 Units)




Figure 26. Integral Nonlinearity (INL) Distribution Histogram (Analog Input Buffers Enabled, Differential Input, $V_{REF} = 5$ V External, 100 Units)




Figure 27. Integral Nonlinearity (INL) Distribution Histogram (Analog Input Buffers Disabled, Differential Input, $V_{REF} = 5$ V External, 100 Units)




Figure 28. Integral Nonlinearity (INL) vs. Temperature (Differential Input, $V_{REF} = 2.5$ V External)




Figure 29. Internal Oscillator Frequency/Accuracy Distribution Histogram (100 Units)




Figure 32. Offset Error Distribution Histogram (Internal Short) (248 Units)




Figure 30. Internal Oscillator Frequency vs. Temperature




Figure 31. Absolute Reference Error vs. Temperature




Figure 33. Offset Error Drift Distribution Histogram (Internal Short) (248 Units)




Figure 34. Gain Error Distribution Histogram (Analog Input Buffers Enabled) (100 Units)




Figure 35. Gain Error Distribution Histogram
(Analog Input Buffers Disabled, 100 Units)




Figure 38. Current Consumption vs. Temperature
(Continuous Conversion Mode)




Figure 36. Gain Error Drift Distribution Histogram
(Analog Input Buffers Enabled, 100 Units)




Figure 39. Current Consumption vs. Temperature (Power-Down Mode)




Figure 37. Gain Error Drift Distribution Histogram
(Analog Input Buffers Disabled, 100 Units)







Figure 40. Temperature Sensor Distribution Histogram
(Uncalibrated, 100 Units)



12468-247



12468-249



12468-248

NOISE PERFORMANCE AND RESOLUTION

Table 6 and Table 7 show the rms noise, peak-to-peak noise, effective resolution and the noise free (peak-to-peak) resolution of the AD7175-2 for various output data rates and filters. The numbers given are for the bipolar input range with an external 5 V reference.

These numbers are typical and are generated with a differential input voltage of 0 V when the ADC is continuously converting on a single channel. It is important to note that the peak-to-peak resolution is calculated based on the peak-to-peak noise. The peak-to-peak resolution represents the resolution for which there is no code flicker.

Table 6. RMS Noise and Peak-to-Peak Resolution vs. Output Data Rate using Sinc5 + Sinc1 Filter (Default)¹

| Output Data Rate (SPS) | RMS Noise (µV rms) | Effective Resolution (Bits) | Peak-to-Peak Noise (µV p-p) | Peak-to-Peak Resolution (Bits) |
|------------------------|--------------------|-----------------------------|-----------------------------|--------------------------------|
| Input Buffers Disabled | | | | |
| 250,000 | 8.7 | 20.1 | 65 | 17.2 |
| 62,500 | 5.5 | 20.8 | 43 | 17.8 |
| 10,000 | 2.5 | 21.9 | 18.3 | 19.1 |
| 1000 | 0.77 | 23.6 | 5.2 | 20.9 |
| 59.92 | 0.19 | 24 | 1.1 | 23.1 |
| 49.96 | 0.18 | 24 | 0.95 | 23.3 |
| 16.66 | 0.1 | 24 | 0.45 | 24 |
| 5 | 0.07 | 24 | 0.34 | 24 |
| Input Buffers Enabled | | | | |
| 250,000 | 9.8 | 20 | 85 | 16.8 |
| 62,500 | 6.4 | 20.6 | 55 | 17.5 |
| 10,000 | 3 | 21.7 | 23 | 18.7 |
| 1000 | 0.92 | 23.4 | 5.7 | 20.7 |
| 59.98 | 0.23 | 24 | 1.2 | 23.0 |
| 49.96 | 0.2 | 24 | 1 | 23.3 |
| 16.66 | 0.13 | 24 | 0.66 | 23.9 |
| 5 | 0.07 | 24 | 0.32 | 24 |

¹ Selected rates only, 1000 samples.

Table 7. RMS Noise and Peak-to-Peak Resolution vs. Output Data Rate using Sinc3 Filter¹

| Output Data Rate (SPS) | RMS Noise (µV rms) | Effective Resolution (Bits) | Peak-to-Peak Noise (µV p-p) | Peak-to-Peak Resolution (Bits) |
|------------------------|--------------------|-----------------------------|-----------------------------|--------------------------------|
| Input Buffers Disabled | | | | |
| 250,000 | 210 | 15.5 | 1600 | 12.6 |
| 62,500 | 5.2 | 20.9 | 40 | 17.9 |
| 10,000 | 1.8 | 22.4 | 14 | 19.4 |
| 1000 | 0.56 | 24 | 3.9 | 21.3 |
| 60 | 0.13 | 24 | 0.8 | 23.6 |
| 50 | 0.13 | 24 | 0.7 | 23.8 |
| 16.66 | 0.07 | 24 | 0.37 | 24 |
| 5 | 0.05 | 24 | 0.21 | 24 |
| Input Buffers Enabled | | | | |
| 250,000 | 210 | 15.5 | 1600 | 12.6 |
| 62,500 | 5.8 | 20.7 | 48 | 17.7 |
| 10,000 | 2.1 | 22.2 | 16 | 19.3 |
| 1000 | 0.71 | 23.7 | 4.5 | 21.1 |
| 60 | 0.17 | 24 | 1.1 | 23.1 |
| 50 | 0.15 | 24 | 0.83 | 23.5 |
| 16.66 | 0.12 | 24 | 0.6 | 24 |
| 5 | 0.08 | 24 | 0.35 | 24 |

¹ Selected rates only, 1000 samples.

GETTING STARTED

The AD7175-2 offers the user a fast settling, high resolution, multiplexed ADC with high levels of configurability.

- Two fully differential or four single-ended analog inputs.
- Crosspoint multiplexer selects any analog input combination as the input signals to be converted, routing them to the modulator positive or negative input.
- True rail-to-rail buffered analog and reference inputs.
- Fully differential input or single-ended input relative to any analog input.
- Per channel configurability—up to four different setups can be defined. A separate setup can be mapped to each of the channels. Each setup allows the user to configure whether the buffers are enabled or disabled, gain and offset correction, filter type, output data rate, and reference source selection (internal/external).

The AD7175-2 includes a precision 2.5 V low drift ($\pm 2 \text{ ppm}/^\circ\text{C}$) band gap internal reference. This reference can be used for the ADC conversions, reducing the external component count. Alternatively, the reference can be output to the REFOUT pin to be used as a low noise biasing voltage for external circuitry. An example of this is using the REFOUT signal to set the input common mode for an external amplifier.

The AD7175-2 includes two separate linear regulator blocks for both the analog and digital circuitry. The analog LDO regulates the AVDD2 supply to 1.8 V, supplying the ADC core. The user can tie the AVDD1 and AVDD2 supplies together for easiest connection. If there is already a clean analog supply rail in the system in the range of 2 V (minimum) to 5.5 V (maximum), the user can also choose to connect this to the AVDD2 input, allowing lower power dissipation.




Figure 44. Typical Connection Diagram

The linear regulator for the digital IOVDD supply performs a similar function, regulating the input voltage applied at the IOVDD pin to 1.8 V for the internal digital filtering. The serial interface signals always operate from the IOVDD supply seen at the pin. This means that if 3.3 V is applied to the IOVDD pin, the interface logic inputs and outputs operate at this level.

The AD7175-2 can be used across a wide variety of applications, providing high resolution and accuracy. A sample of these scenarios is as follows:

- Fast scanning of analog input channels using the internal multiplexer
- Fast scanning of analog input channels using an external multiplexer with automatic control from the GPIOs.
- High resolution at lower speeds in either channel scanning or ADC per channel applications
- Single ADC per channel: the fast low latency output allows further application specific filtering in an external microcontroller, DSP, or FPGA

POWER SUPPLIES

The AD7175-2 has three independent power supply pins: AVDD1, AVDD2, and IOVDD.

AVDD1 powers the crosspoint multiplexer and integrated analog and reference input buffers. AVDD1 is referenced to AVSS, and AVDD1 – AVSS = 5 V only. This can be a single 5 V supply or a ± 2.5 V split supply. The split supply operation allows true bipolar inputs. When using split supplies, consider the absolute maximum ratings (see the Absolute Maximum Ratings section).

AVDD2 powers the internal 1.8 V analog LDO regulator. This regulator powers the ADC core. AVDD2 is referenced to AVSS, and AVDD2 – AVSS can range from 5.5 V (maximum) to 2 V (minimum).

IOVDD powers the internal 1.8 V digital LDO regulator. This regulator powers the digital logic of the ADC. IOVDD sets the voltage levels for the SPI interface of the ADC. IOVDD is referenced to DGND, and IOVDD – DGND can vary from 5.5 V (maximum) to 2 V (minimum).

There is no specific requirement for a power supply sequence on the AD7175-2. When all power supplies are stable, a device reset is required; see the AD7175-2 Reset section for details on how to reset the device.

DIGITAL COMMUNICATION

The AD7175-2 has a 3- or 4-wire SPI interface that is compatible with QSPI™, MICROWIRE®, and DSPs. The interface operates in SPI Mode 3 and can be operated with CS tied low. In SPI Mode 3, the SCLK idles high, the falling edge of SCLK is the drive edge, and the rising edge of SCLK is the sample edge. This means that data is clocked out on the falling/drive edge and data is clocked in on the rising/sample edge.




Figure 45. SPI Mode 3 SCLK Edges

12468-052

Accessing the ADC Register Map

The communications register controls access to the full register map of the ADC. This register is an 8-bit write only register. On power-up or after a reset, the digital interface defaults to a state where it is expecting a write to the communications register; therefore, all communication begins by writing to the communications register.

The data written to the communications register determines which register is being accessed and if the next operation is a read or write. The register address bits (RA[5:0]) determine the specific register to which the read or write operation applies.

When the read or write operation to the selected register is complete, the interface returns to the default state, where it expects a write operation to the communications register.

Figure 46 and Figure 47 illustrate writing to and reading from a register by first writing the 8-bit command to the communications register, followed by the data for that register.




Figure 46. Writing to a Register
(8-Bit Command with Register Address Followed by Data of 8, 16, or 24 Bits; Data Length on DIN Is Dependent on the Register Selected)




Figure 47. Reading from a Register
(8-Bit Command with Register Address Followed by Data of 8, 16, or 24 Bits; Data Length on DOUT Is Dependent on the Register Selected)

12468-053

12468-054

Reading the ID register is the recommended method for verifying correct communication with the device. The ID register is a read only register and contains the value 0x0CDX for the **AD7175-2**. The communications register and the ID register details are described in Table 8 and Table 9.

AD7175-2 RESET

In situations where interface synchronization is lost, a write operation of at least 64 serial clock cycles with DIN high returns the ADC to the default state by resetting the entire device, including the register contents. Alternatively, if CS is being used with the digital interface, returning CS high sets the digital interface to the default state and halts any serial interface operation.

CONFIGURATION OVERVIEW

After power-on or reset, the **AD7175-2** default configuration is as follows:

- Channel configuration. CH0 is enabled, AIN0 is selected as the positive input, and AIN1 is selected as the negative input. Setup 0 is selected.
- Setup configuration. The internal reference and the analog input buffers are enabled. The reference input buffers are disabled.
- Filter configuration. The sinc5 + sinc 1 filter is selected and the maximum output data rate of 250 kSPS is selected.
- ADC mode. Continuous conversion mode and the internal oscillator are enabled.
- Interface mode. CRC and data + status output are disabled.

Note that only a few of the register setting options are shown; this list is just an example. For full register information, see the Register Details section.

Figure 48 shows an overview of the suggested flow for changing the ADC configuration, divided into the following three blocks:

- Channel configuration (see Box A in Figure 48)
- Setup configuration (see Box B in Figure 48)
- ADC mode and interface mode configuration (see Box C in Figure 48)


Channel Configuration

The **AD7175-2** has four independent channels and four independent setups. The user can select any of the analog input pairs on any channel, as well as any of the four setups for any channel, giving the user full flexibility in the channel configuration. This also allows per channel configuration when using differential inputs and single-ended inputs because each channel can have a dedicated setup.

Channel Registers

The channel registers select which of the five analog input pins (AIN0 to AIN4) are used as either the positive analog input (AIN+) or the negative analog input (AIN-) for that channel. This register also contains a channel enable/disable bit and the setup selection bits, which pick which of the four available setups to use for this channel.

When the **AD7175-2** is operating with more than one channel enabled, the channel sequencer cycles through the enabled channels in sequential order, from Channel 0 to Channel 3. If a channel is disabled, it is skipped by the sequencer. Details of the channel register for Channel 0 are shown in Table 10.



12468-044

Figure 48. Suggested ADC Configuration Flow

Table 8. Communications Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|----|
| 0x00 | COMMS | [7:0] | WEN | R/W | | | | | | | 0x00 | W |

Table 9. ID Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|------|--------|-------|-------|-------|-------|----------|-------|-------|-------|--------|----|
| 0x07 | ID | [15:8] | | | | | ID[15:8] | | | | 0x0CDX | R |

Table 10. Channel 0 Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|------|--------|--------|--------------|----------------|-------|----------|---------|--------------|-------|--------|----|
| 0x10 | CH0 | [15:8] | CH_EN0 | Reserved | SETUP_SEL[2:0] | | Reserved | | AINPOS0[4:3] | | 0x8001 | RW |
| | | [7:0] | | AINPOS0[2:0] | | | | AINNEGO | | | | |

ADC Setups

The AD7175-2 has four independent setups. Each setup consists of the following four registers:

- Setup configuration register
- Filter configuration register
- Offset register
- Gain register

For example, Setup 0 consists of Setup Configuration Register 0, Filter Configuration Register 0, Gain Register 0, and Offset Register 0. Figure 49 shows the grouping of these registers. The setup is selectable from the channel registers (see the Channel Configuration section), which allows each channel to be assigned to one of four separate setups. Table 11 through Table 14 show the four registers that are associated with Setup 0. This structure is repeated for Setup 1 to Setup 3.

Setup Configuration Registers

The setup configuration registers allow the user to select the output coding of the ADC by selecting between bipolar and unipolar. In bipolar mode, the ADC accepts negative differential input voltages, and the output coding is offset binary. In unipolar mode, the ADC accepts only positive differential voltages, and the coding is straight binary. In either case, the input voltage must be within the AVDD1/AVSS supply voltages. The user can select the reference source using this register. Three options are available: an internal 2.5 V reference, an external reference connected between the REF+ and REF- pins, or AVDD1 – AVSS. The analog input and reference input buffers can also be enabled or disabled using this register.

Filter Configuration Registers

The filter configuration register selects which digital filter is used at the output of the ADC modulator. The order of the filter and the output data rate is selected by setting the bits in this register. For more information, see the Digital Filters section.




Figure 49. ADC Setup Register Grouping

Table 11. Setup Configuration 0 Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|-----------|--------|-------------|----------|----------|--------------|----------|----------|----------|----------|--------|----|
| 0x20 | SETUPCON0 | [15:8] | Reserved | | | BI_UNIPOLAR0 | REFBUFO+ | REFBUFO- | AINBUFO+ | AINBUFO- | 0x1320 | RW |
| | | [7:0] | BURNOUT_EN0 | Reserved | REF_SELO | | | | | Reserved | | |

Table 12. Filter Configuration 0 Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|----------|--------|-----------|----------|-------|-------|------------|----------|-------|-------|--------|----|
| 0x28 | FILTCON0 | [15:8] | SINC3_MA0 | Reserved | | | ENHFILTEN0 | ENHFILTO | | | 0x0500 | RW |
| | | [7:0] | Reserved | ORDER0 | | | ODR0 | | | | | |

Table 13. Gain Configuration 0 Register

| Reg. | Name | Bits | Bit[23:0] | Reset | RW |
|------|-------|--------|-------------|----------|----|
| 0x38 | GAIN0 | [23:0] | GAIN0[23:0] | 0x5XXXX0 | RW |

Table 14. Offset Configuration 0 Register

| Reg. | Name | Bits | Bit[23:0] | Reset | RW |
|------|---------|--------|---------------|----------|----|
| 0x30 | OFFSET0 | [23:0] | OFFSET0[23:0] | 0x800000 | RW |

Gain Registers

The gain register is a 24-bit register that holds the gain calibration coefficient for the ADC. The gain registers are read/write registers. These registers are configured at power-on with factory calibrated coefficients. Therefore, every device has different default coefficients. The default value is automatically overwritten if a system full-scale calibration is initiated by the user or if the gain register is written to by the user. For more information on calibration, see the Operating Modes section.

Offset Registers

The offset register holds the offset calibration coefficient for the ADC. The power-on reset value of the offset register is 0x800000. The offset register is a 24-bit read/write register. The power-on reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user or if the offset register is written to by the user.

ADC Mode and Interface Mode Configuration

The ADC mode register and the interface mode register configure the core peripherals for use by the AD7175-2 and the mode for the digital interface.

ADC Mode Register

The ADC mode register is used primarily to set the conversion mode of the ADC to either continuous or single conversion. The user can also select the standby and power-down modes, as well as any of the calibration modes. In addition, this register contains the clock source select bits and the internal reference enable bits. The reference select bits are contained in the setup configuration registers (see the ADC Setups section for more information).

Interface Mode Register

The interface mode register configures the digital interface operation. This register allows the user to control data-word length, CRC enable, data plus status read, and continuous read mode. The details of both registers are shown in Table 15 and Table 16. For more information, see the Digital Interface section.

Table 15. ADC Mode Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|---------|--------|----------|------------|----------|----------|----------|-------|----------|-------|--------|----|
| 0x01 | ADCMODE | [15:8] | REF_EN | HIDE_DELAY | SING_CYC | Reserved | | Delay | | | 0x8000 | RW |
| | | [7:0] | Reserved | Mode | | | CLOCKSEL | | Reserved | | | |

Table 16. Interface Mode Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|--------|--------|----------|-----------|-----------|----------|------------|----------|----------|------------|--------|----|
| 0x02 | IFMODE | [15:8] | Reserved | | | ALT_SYNC | IOSTRENGTH | Reserved | | DOUT_RESET | 0x0000 | RW |
| | | [7:0] | CONTREAD | DATA_STAT | REG_CHECK | Reserved | CRC_EN | | Reserved | WL16 | | |

Understanding Configuration Flexibility

The most straightforward implementation of the AD7175-2 is to use two differential inputs with adjacent analog inputs and run both of them with the same setup, gain correction, and offset correction register. In this case, the user selects the following differential inputs: AIN0/AIN1 and AIN2/AIN3. In Figure 50, the registers shown in black font must be programmed for such a configuration. The registers that are shown in gray font are redundant in this configuration.

Programming the gain and offset registers is optional for any use case, as indicated by the dashed lines between the register blocks.

An alternative way to implement these two fully differential inputs is by taking advantage of the four available setups. Motivation for doing this includes having a different speed/noise requirement on each of the differential inputs, or there may be a specific offset or gain correction for each channel. Figure 51 shows how each of the differential inputs can use a separate setup, allowing full flexibility in the configuration of each channel.





Figure 50. Two Fully Differential Inputs, Both Using a Single Setup (SETUPCON0; FILTCON0; GAIN0; OFFSET0)

12468-046



12468-047

Figure 51. Two Fully Differential Inputs with a Setup per Channel

Figure 52 shows an example of how the channel registers span between the analog input pins and the setup configurations downstream. In this example, one differential input and two single-ended inputs are required. The single-ended inputs are the AIN2/AIN4 and AIN3/AIN4 combinations. The differential input pairs is AIN0/AIN1 and uses Setup 0. The two single-ended input pairs are set up as diagnostics; therefore, use a separate setup from the differential input but share a setup between them, Setup 1. Given that two setups are selected for use, the SETUPCON0 and SETUPCON1 registers are programmed as required, and the

FILTC0N0 and FILTC0N1 registers are also programmed as desired. Optional gain and offset correction can be employed on a per setup basis by programming the GAIN0 and GAIN1 registers and the OFFSET0 and OFFSET1 registers.

In the example shown in Figure 52, the CH0 to CH2 registers are used. Setting the MSB in each of these registers, the CH_EN0 to CH_EN2 bits enable the three combinations via the crosspoint mux. When the AD7175-2 converts, the sequencer transitions in ascending sequential order from CH0 to CH1 to CH2 before looping back to CH0 to repeat the sequence.




Figure 52. Mixed Differential and Single-Ended Configuration Using Multiple Shared Setups

CIRCUIT DESCRIPTION

BUFFERED ANALOG INPUT

The AD7175-2 has true rail-to-rail, integrated, precision unity gain buffers on both ADC analog inputs. The buffers provide the benefit of giving the user high input impedance with only 30 nA typical input current, allowing high impedance sources to be connected directly to the analog inputs. The buffers fully drive the internal ADC switch capacitor sampling network, simplifying the analog front-end circuit requirements while consuming a very efficient 2.9 mA typical per buffer. Each analog input buffer amplifier is fully chopped, meaning that it minimizes the offset error drift and 1/f noise of the buffer. The 1/f noise profile of the ADC and buffer combined is shown in Figure 53.




Figure 53. Shorted Input FFT (Analog Input Buffers Enabled)

The analog input buffers do not suffer from linearity degradation when operating at the rails, unlike many discrete amplifiers. When operating at or close to the AVDD1 and AVSS supply rails, there is an increase in input current. This increase is most notable at higher temperatures. Figure 42 and Figure 43 show the input current for various conditions. With the analog input buffers disabled, the average input current to the AD7175-2 changes linearly with the differential input voltage at a rate of 48 μ A/V.

CROSSPOINT MULTIPLEXER

There are five analog input pins: AIN0, AIN1, AIN2, AIN3, and AIN4. Each of these pins connects to the internal crosspoint multiplexer. The crosspoint multiplexer enables any of these inputs to be configured as an input pair, either single-ended or fully differential. The AD7175-2 can have up to four active channels. When more than one channel is enabled, the channels are automatically sequenced in order from the lowest enabled channel number to the highest enabled channel number. The output of the multiplexer is connected to the input of the integrated true rail-to-rail buffers. These can be bypassed and the multiplexer output can be directly connected to the switched-capacitor input of the ADC. The simplified analog input circuit is shown in Figure 54.




Figure 54. Simplified Analog Input Circuit

The CS1 and CS2 capacitors have a magnitude in the order of a number of picofarads each. This capacitance is the combination of both the sampling capacitance and the parasitic capacitance.

Fully Differential Inputs

Because the AIN0 to AIN4 analog inputs are connected to a crosspoint multiplexer, any combination of signals can create an analog input pair. This allows the user to select two fully differential inputs or four single-ended inputs.

If two fully differential input paths are connected to the AD7175-2, using AIN0/AIN1 as one differential input pair and AIN2/AIN3 as the second differential input pair is recommended. This is due to the relative locations of these pins to each other. Decouple all analog inputs to AVSS.

Single-Ended Inputs

The user can also choose to measure four different single-ended analog inputs. In this case, each of the analog inputs is converted as the difference between the single-ended input to be measured and a set analog input common pin. Because there is a crosspoint multiplexer, the user can set any of the analog inputs as the common pin. An example of such a scenario is to connect the AIN4 pin to AVSS or to the REFOUT voltage (that is, AVSS + 2.5 V) and select this input when configuring the crosspoint multiplexer. When using the AD7175-2 with single-ended inputs, the INL specification is degraded.


AD7175-2 REFERENCE

The AD7175-2 offers the user the option of either supplying an external reference to the REF+ and REF- pins of the device or allowing the use of the internal 2.5 V, low noise, low drift reference. Select the reference source to be used by the analog input by setting the REF_SELx bits (Bits[5:4]) in the setup configuration registers appropriately. The structure of the Setup Configuration 0 register is shown in Table 17. The AD7175-2 defaults on power-up to use the internal 2.5 V reference.

External Reference

The AD7175-2 has a fully differential reference input applied through the REF+ and REF- pins. Standard low noise, low drift voltage references, such as the ADR445, ADR444, and ADR441, are recommended for use. Apply the external reference to the AD7175-2 reference pins as shown in Figure 55. Decouple the output of any external reference to AVSS. As shown in Figure 55, the ADR445 output is decoupled with a 0.1 μ F capacitor at the output for stability purposes.

The output is then connected to a 4.7 μ F capacitor, which acts as a reservoir for any dynamic charge required by the ADC, and followed by a 0.1 μ F decoupling capacitor at the REF+ input. This capacitor is placed as close as possible to the REF+ and REF- pins. The REF- pin is connected directly to the AVSS potential. On power-up of the AD7175-2, the internal reference is enabled by default and is output on the REFOUT pin. When an external reference is used instead of the internal reference to supply the AD7175-2, attention must be paid to the output of the REFOUT pin. If the internal reference is not being used elsewhere in the application, ensure that the REFOUT pin is not hardwired to AVSS because this draws a large current on power-up. On power-up, if the internal reference is not being used, write to the ADC mode register, disabling the internal reference. This is controlled by the REF_EN bit (Bit 15) in the ADC mode register, which is shown in Table 18.



¹ALL DECOUPLING IS TO AVSS.

²ANY OF THE ADR44x FAMILY OF REFERENCES CAN BE USED.
THE ADR444 AND ADR441 BOTH ENABLE REUSE OF THE 5V ANALOG SUPPLY
NEEDED FOR AVDD1 TO POWER THE REFERENCE VIN.

12468-159

Figure 55. External Reference ADR445 Connected to AD7175-2 Reference Pins

Table 17. Setup Configuration 0 Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|-----------|--------|-------------|----------|-------|--------------|----------|----------|----------|----------|--------|----|
| 0x20 | SETUPCON0 | [15:8] | | Reserved | | BI_UNIPOLAR0 | REFBUFO+ | REFBUFO- | AINBUFO+ | AINBUFO- | 0x1320 | RW |
| | | [7:0] | BURNOUT_EN0 | Reserved | | REF_SEL0 | | | Reserved | | | |

Table 18. ADC Mode Register

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|---------|--------|----------|------------|----------|-------|----------|----------|-------|----------|--------|----|
| 0x01 | ADCMODE | [15:8] | REF_EN | HIDE_DELAY | SING_CYC | | Reserved | | Delay | | 0x8000 | RW |
| | | [7:0] | Reserved | | Mode | | | CLOCKSEL | | Reserved | | |

Internal Reference

The AD7175-2 includes a low noise, low drift voltage reference. The internal reference has a 2.5 V output. The internal reference is output on the REFOUT pin after the REF_EN bit in the ADC mode register is set and is decoupled to AVSS with a 0.1 μ F capacitor. The AD7175-2 internal reference is enabled by default on power-up and is selected as the reference source for the ADC. When using the internal reference, the INL performance is degraded as shown in Figure 23.

The REFOUT signal is buffered before being output to the pin. The signal can be used externally in the circuit as a common-mode source for external amplifier configurations.

BUFFERED REFERENCE INPUT

The AD7175-2 has true rail-to-rail, integrated, precision unity gain buffers on both ADC reference inputs. The buffers provide the benefit of giving the user high input impedance and allow high impedance external sources to be directly connected to the reference inputs. The integrated reference buffers can fully drive the internal reference switch capacitor sampling network, simplifying the reference circuit requirements while consuming a very efficient 2.9 mA typical per buffer. Each reference input buffer amplifier is fully chopped, meaning that it minimizes the offset error drift and 1/f noise of the buffer. When using an external reference, such as the ADR445, ADR444, and ADR441, these buffers are not required because these references, with proper decoupling, can drive the reference inputs directly.

CLOCK SOURCE

The AD7175-2 uses a nominal master clock of 16 MHz. The AD7175-2 can source the sampling clock from one of three sources:

- Internal oscillator
- External crystal
- External clock source

All output data rates listed in the data sheet relate to a master clock rate of 16 MHz. Using a lower clock frequency from, for instance, an external source scales any listed data rate proportionally. To achieve the specified data rates, particularly rates for rejection of 50 Hz and 60 Hz, use a 16 MHz clock. The source of the master clock is selected by setting the CLOCKSEL bits (Bits[3:2]) in the ADC mode register as shown in Table 18. The default operation on power-up and reset of the AD7175-2 is to operate with the internal oscillator. It is possible to fine tune the output data rate and filter notch at low output data rates using the SINC3_MAPx bit. See the Sinc3 Filter section for more information.

Internal Oscillator

The internal oscillator runs at 16 MHz and can be used as the ADC master clock. It is the default clock source for the AD7175-2 and is specified with an accuracy of $\pm 2.5\%$.

There is an option to allow the internal clock oscillator to be output on the XTAL2/CLKIO pin. The clock output is driven to

the IOVDD logic level. Use of this option can affect the dc performance of the AD7175-2 due to the disturbance introduced by the output driver. The extent to which the performance is affected depends on the IOVDD voltage supply. Higher IOVDD voltages create a wider logic output swing from the driver and affect performance to a greater extent. This effect is further exaggerated if the IOSTRENGTH bit is set at higher IOVDD levels (see Table 28 for more information).

External Crystal

If higher precision, lower jitter clock sources are required, the AD7175-2 can use an external crystal to generate the master clock. The crystal is connected to the XTAL1 and XTAL2/CLKIO pins. A recommended crystal for use is the FA-20H—a 16 MHz, 10 ppm, 9 pF crystal from Epson·Toyocom—which is available in a surface-mount package. As shown in Figure 56, insert two capacitors from the traces connecting the crystal to the XTAL1 and XTAL2/CLKIO pins. These capacitors allow for circuit tuning. Connect these capacitors to the DGND pin. The value for these capacitors depends on the length and capacitance of the trace connections between the crystal and the XTAL1 and XTAL2/CLKIO pins. Therefore, the values of these capacitors differ depending on the printed circuit board (PCB) layout and the crystal employed.




Figure 56. External Crystal Connections

The external crystal circuitry can be sensitive to the SCLK edges, depending on SCLK frequency, IOVDD voltage, crystal circuitry layout, and the crystal used. During crystal startup, any disturbances caused by the SCLK edges may cause double edges on the crystal input, resulting in invalid conversions until the crystal voltage has reached a high enough level such that any interference from the SCLK edges is insufficient to cause double clocking. This double clocking can be avoided by ensuring that the crystal circuitry has reached a sufficient voltage level after startup before applying any SCLK.

Due to the nature of the crystal circuitry, it is therefore recommended that empirical testing of the circuit be performed under the required conditions, with the final PCB layout and crystal, to ensure correct operation.

External Clock

The AD7175-2 can also use an externally supplied clock. In systems where this is desirable, the external clock is routed to the XTAL2/CLKIO pin. In this configuration, the XTAL2/CLKIO pin accepts the externally sourced clock and routes it to the modulator. The logic level of this clock input is defined by the voltage applied to the IOVDD pin.

DIGITAL FILTERS

The AD7175-2 has three flexible filter options to allow optimization of noise, settling time, and rejection:

- Sinc5 + sinc1 filter
- Sinc3 filter
- Enhanced 50 Hz and 60 Hz rejection filters




Figure 57. Digital Filter Block Diagram

The filter and output data rate are configured by setting the appropriate bits in the filter configuration register for the selected setup. Each channel can use a different setup and therefore, a different filter and output data rate. See the Register Details section for more information.

SINC5 + SINC1 FILTER

The sinc5 + sinc1 filter is targeted at multiplexed applications and achieves single cycle settling at output data rates of 10 kSPS and lower. The sinc5 block output is fixed at the maximum rate of 250 kSPS, and the sinc1 block output data rate can be varied to control the final ADC output data rate. Figure 58 shows the frequency domain response of the sinc5 + sinc1 filter at a 50 SPS output data rate. The sinc5 + sinc1 filter has a slow roll-off over frequency and narrow notches.




Figure 58. Sinc5 + Sinc1 Filter Response at 50 SPS ODR

The output data rates with the accompanying settling time and rms noise for the sinc5 + sinc1 filter are shown in Table 19 and Table 20.

SINC3 FILTER

The sinc3 filter achieves the best single-channel noise performance at lower rates and is, therefore, most suitable for single-channel applications. The sinc3 filter always has a settling time equal to

$$t_{SETTLE} = 3 / \text{Output Data Rate}$$

Figure 59 shows the frequency domain filter response for the sinc3 filter. The sinc3 filter has good roll-off over frequency and has wide notches for good notch frequency rejection.




Figure 59. Sinc3 Filter Response

The output data rates with the accompanying settling time and rms noise for the sinc3 filter are shown in Table 21 and Table 22. It is possible to finely tune the output data rate for the sinc3 filter by setting the SINC3_MAPx bit in the filter configuration registers. If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter. All other options are eliminated. The data rate when on a single channel can be calculated using the following equation:

$$\text{Output Data Rate} = \frac{f_{MOD}}{32 \times \text{FILTCONx}[14:0]}$$

where:

f_{MOD} is the modulator rate (MCLK/2) and is 8 MHz for a 16 MHz MCLK.

$\text{FILTCONx}[14:0]$ are the contents on the filter configuration registers excluding the MSB.

For example, an output data rate of 50 SPS can be achieved with SINC3_MAPx enabled by setting the FILTCONx[14:0] bits to a value of 5000.

SINGLE CYCLE SETTLING

The AD7175-2 can be configured by setting the SING_CYC bit in the ADC mode register so that only fully settled data is output, thus effectively putting the ADC into a single cycle settling mode. This mode achieves single cycle settling by reducing the output data rate to be equal to the settling time of the ADC for the selected output data rate. This bit has no effect with the sinc5 + sinc1 filter at output data rates of 10 kSPS and lower.

Figure 60 shows a step on the analog input with this mode disabled and the sinc3 filter selected. The analog input requires at least three cycles after the step change for the output to reach the final settled value.




Figure 60. Step Input Without Single Cycle Settling

Figure 61 shows the same step on the analog input but with single cycle settling enabled. The analog input requires at least a single cycle for the output to be fully settled. The output data rate, as indicated by the RDY signal, is now reduced to equal the settling time of the filter at the selected output data rate.




Figure 61. Step Input with Single Cycle Settling

Table 19. Output Data Rate, Settling Time, and Noise Using the Sinc5 + Sinc1 Filter with Input Buffers Disabled

| Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled ¹ | Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled ¹ | Settling Time ¹ | Notch Frequency (Hz) | Noise (µV rms) | Effective Resolution with 5 V Reference (Bits) | Noise (µV p-p) ² | Peak-to-Peak Resolution with 5 V Reference (Bits) |
|--|---|----------------------------|----------------------|----------------|--|-----------------------------|---|
| 250,000 | 50,000 | 20 µs | 250,000 | 8.7 | 20.1 | 65 | 17.2 |
| 125,000 | 41,667 | 24 µs | 125,000 | 7.2 | 20.4 | 60 | 17.3 |
| 62,500 | 31,250 | 32 µs | 62,500 | 5.5 | 20.8 | 43 | 17.8 |
| 50,000 | 27,778 | 36 µs | 50,000 | 5 | 20.9 | 41 | 17.9 |
| 31,250 | 20,833 | 48 µs | 31,250 | 4 | 21.3 | 32 | 18.3 |
| 25,000 | 17,857 | 56 µs | 25,000 | 3.6 | 21.4 | 29 | 18.4 |
| 15,625 | 12,500 | 80 µs | 15,625 | 2.9 | 21.7 | 22 | 18.8 |
| 10,000 | 10,000 | 100 µs | 11,905 | 2.5 | 21.9 | 18.3 | 19.1 |
| 5000 | 5000 | 200 µs | 5435 | 1.7 | 22.5 | 12 | 19.7 |
| 2500 | 2500 | 400 µs | 2604 | 1.2 | 23.0 | 8.2 | 20.2 |
| 1000 | 1000 | 1.0 ms | 1016 | 0.77 | 23.6 | 5.2 | 20.9 |
| 500 | 500.0 | 2.0 ms | 504 | 0.57 | 24 | 3.2 | 21.6 |
| 397.5 | 397.5 | 2.516 ms | 400.00 | 0.5 | 24 | 3 | 21.7 |
| 200 | 200.0 | 5.0 ms | 200.64 | 0.36 | 24 | 2 | 22.3 |
| 100 | 100 | 10 ms | 100.16 | 0.25 | 24 | 1.3 | 22.9 |
| 59.92 | 59.92 | 16.67 ms | 59.98 | 0.19 | 24 | 1.1 | 23.1 |
| 49.96 | 49.96 | 20.016 ms | 50.00 | 0.18 | 24 | 0.95 | 23.3 |
| 20 | 20.00 | 50.0 ms | 20.01 | 0.11 | 24 | 0.6 | 24 |
| 16.66 | 16.66 | 60.02 ms | 16.66 | 0.1 | 24 | 0.45 | 24 |
| 10 | 10.00 | 100 ms | 10.00 | 0.08 | 24 | 0.4 | 24 |
| 5 | 5.00 | 200 ms | 5.00 | 0.07 | 24 | 0.34 | 24 |

¹ The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

² 1000 samples.

Table 20. Output Data Rate, Settling Time, and Noise Using the Sinc5 + Sinc1 Filter with Input Buffers Enabled

| Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled ¹ | Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled ¹ | Settling Time ¹ | Notch Frequency (Hz) | Noise (µV rms) | Effective Resolution with 5 V Reference (Bits) | Noise (µV p-p) ² | Peak-to-Peak Resolution with 5 V Reference (Bits) |
|---|--|----------------------------|----------------------|----------------|--|-----------------------------|---|
| 250,000 | 50,000 | 20 µs | 250,000 | 9.8 | 20 | 85 | 16.8 |
| 125,000 | 41,667 | 24 µs | 125,000 | 8.4 | 20.2 | 66 | 17.2 |
| 62,500 | 31,250 | 32 µs | 62,500 | 6.4 | 20.6 | 55 | 17.5 |
| 50,000 | 27,778 | 36 µs | 50,000 | 5.9 | 20.7 | 49 | 17.6 |
| 31,250 | 20,833 | 48 µs | 31,250 | 4.8 | 21 | 39 | 18.0 |
| 25,000 | 17,857 | 56 µs | 25,000 | 4.3 | 21.1 | 33 | 18.2 |
| 15,625 | 12,500 | 80 µs | 15,625 | 3.4 | 21.5 | 26 | 18.6 |
| 10,000 | 10,000 | 100 µs | 11,905 | 3 | 21.7 | 23 | 18.7 |
| 5000 | 5000 | 200 µs | 5435 | 2.1 | 22.2 | 16 | 19.3 |
| 2500 | 2500 | 400 µs | 2604 | 1.5 | 22.7 | 10 | 19.9 |
| 1000 | 1000 | 1.0 ms | 1016 | 0.92 | 23.4 | 5.7 | 20.7 |
| 500 | 500.0 | 2.0 ms | 504 | 0.68 | 23.8 | 3.9 | 21.3 |
| 397.5 | 397.5 | 2.516 ms | 400.00 | 0.6 | 24 | 3.7 | 21.4 |
| 200 | 200.0 | 5.0 ms | 200.64 | 0.43 | 24 | 2.2 | 22.1 |
| 100 | 100 | 10 ms | 100.16 | 0.32 | 24 | 1.7 | 22.5 |
| 59.92 | 59.92 | 16.67 ms | 59.98 | 0.23 | 24 | 1.2 | 23 |
| 49.96 | 49.96 | 20.016 ms | 50.00 | 0.2 | 24 | 1 | 23.3 |
| 20 | 20.00 | 50.0 ms | 20.01 | 0.14 | 24 | 0.75 | 23.7 |
| 16.66 | 16.66 | 60.02 ms | 16.66 | 0.13 | 24 | 0.66 | 23.9 |
| 10 | 10.00 | 100 ms | 10.00 | 0.1 | 24 | 0.47 | 24 |
| 5 | 5.00 | 200 ms | 5.00 | 0.07 | 24 | 0.32 | 24 |

¹ The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

² 1000 samples.

Table 21. Output Data Rate, Settling Time, and Noise Using the Sinc3 Filter with Input Buffers Disabled

| Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled ¹ | Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled ¹ | Settling Time ¹ | Notch Frequency (Hz) | Noise (µV rms) | Effective Resolution with 5 V Reference (Bits) | Noise (µV p-p) ² | Peak-to-Peak Resolution with 5 V Reference (Bits) |
|---|--|----------------------------|----------------------|----------------|--|-----------------------------|---|
| 250,000 | 83,333 | 12 µs | 250,000 | 210 | 15.5 | 1600 | 12.6 |
| 125,000 | 41,667 | 24 µs | 125,000 | 28 | 18.4 | 200 | 15.6 |
| 62,500 | 20,833 | 48 µs | 62,500 | 5.2 | 20.9 | 40 | 17.9 |
| 50,000 | 16,667 | 60 µs | 50,000 | 4.2 | 21.2 | 34 | 18.2 |
| 31,250 | 10,417 | 96 µs | 31,250 | 3.2 | 21.6 | 26 | 18.6 |
| 25,000 | 8333 | 120 µs | 25,000 | 2.9 | 21.7 | 23 | 18.7 |
| 15,625 | 5208 | 192 µs | 15,625 | 2.2 | 22.1 | 17 | 19.2 |
| 10,000 | 3333 | 300 µs | 10,000 | 1.8 | 22.4 | 14 | 19.4 |
| 5000 | 1667 | 600 µs | 5000 | 1.3 | 22.9 | 9.5 | 20 |
| 2500 | 833 | 1.2 ms | 2500 | 0.91 | 23.4 | 6 | 20.7 |
| 1000 | 333.3 | 3 ms | 1000 | 0.56 | 24 | 3.9 | 21.3 |
| 500 | 166.7 | 6 ms | 500 | 0.44 | 24 | 2.5 | 21.9 |
| 400 | 133.3 | 7.5 ms | 400 | 0.4 | 24 | 2.3 | 22.1 |
| 200 | 66.7 | 15 ms | 200 | 0.25 | 24 | 1.4 | 22.8 |
| 100 | 33.33 | 30 ms | 100 | 0.2 | 24 | 1 | 23.3 |
| 60 | 19.99 | 50.02 ms | 59.98 | 0.13 | 24 | 0.8 | 23.6 |
| 50 | 16.67 | 60 ms | 50 | 0.13 | 24 | 0.7 | 23.8 |
| 20 | 6.67 | 150 ms | 20 | 0.08 | 24 | 0.42 | 24 |
| 16.67 | 5.56 | 180 ms | 16.67 | 0.07 | 24 | 0.37 | 24 |
| 10 | 3.33 | 300 ms | 10 | 0.06 | 24 | 0.28 | 24 |
| 5 | 1.67 | 600 ms | 5 | 0.05 | 24 | 0.21 | 24 |

¹ The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

² 1000 samples.

Table 22. Output Data Rate, Settling Time, and Noise Using the Sinc3 Filter with Input Buffers Enabled

| Default Output Data Rate (SPS); SING_CYC = 0 and Single Channel Enabled ¹ | Output Data Rate (SPS/Channel); SING_CYC = 1 or with Multiple Channels Enabled ¹ | Settling Time ¹ | Notch Frequency (Hz) | Noise (µV rms) | Effective Resolution with 5 V Reference (Bits) | Noise (µV p-p) ² | Peak-to-Peak Resolution with 5 V Reference (Bits) |
|---|--|----------------------------|----------------------|----------------|--|-----------------------------|---|
| 250,000 | 83,333 | 12 µs | 250,000 | 210 | 15.5 | 1600 | 12.6 |
| 125,000 | 41,667 | 24 µs | 125,000 | 28 | 18.4 | 210 | 15.5 |
| 62,500 | 20,833 | 48 µs | 62,500 | 5.8 | 20.7 | 48 | 17.7 |
| 50,000 | 16,667 | 60 µs | 50,000 | 4.9 | 21 | 41 | 17.9 |
| 31,250 | 10,417 | 96 µs | 31,250 | 3.8 | 21.3 | 30 | 18.3 |
| 25,000 | 8333 | 120 µs | 25,000 | 3.4 | 21.5 | 26 | 18.6 |
| 15,625 | 5208 | 192 µs | 15,625 | 2.6 | 21.9 | 18 | 19.1 |
| 10,000 | 3333 | 300 µs | 10,000 | 2.1 | 22.2 | 16 | 19.3 |
| 5000 | 1667 | 600 µs | 5000 | 1.5 | 22.7 | 11 | 19.8 |
| 2500 | 833 | 1.2 ms | 2500 | 1.1 | 23.1 | 7 | 20.4 |
| 1000 | 333.3 | 3 ms | 1000 | 0.71 | 23.7 | 4.5 | 21.1 |
| 500 | 166.7 | 6 ms | 500 | 0.52 | 24 | 3 | 21.7 |
| 400 | 133.3 | 7.5 ms | 400 | 0.41 | 24 | 2.7 | 21.8 |
| 200 | 66.7 | 15 ms | 200 | 0.32 | 24 | 1.8 | 22.4 |
| 100 | 33.33 | 30 ms | 100 | 0.2 | 24 | 1.2 | 23 |
| 60 | 19.99 | 50.02ms | 59.98 | 0.17 | 24 | 1.1 | 23.1 |
| 50 | 16.67 | 60 ms | 50 | 0.15 | 24 | 0.83 | 23.5 |
| 20 | 6.67 | 150 ms | 20 | 0.13 | 24 | 0.61 | 24 |
| 16.67 | 5.56 | 180 ms | 16.67 | 0.12 | 24 | 0.6 | 24 |
| 10 | 3.33 | 300 ms | 10 | 0.1 | 24 | 0.55 | 24 |
| 5 | 1.67 | 600 ms | 5 | 0.08 | 24 | 0.35 | 24 |

¹ The settling time is rounded to the nearest microsecond. This is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

² 1000 samples.

ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS

The enhanced filters are designed to provide rejection of 50 Hz and 60 Hz simultaneously and to allow the user to trade off settling time and rejection. These filters can operate up to 27.27 SPS or can reject up to 90 dB of 50 Hz \pm 1 Hz and 60 Hz \pm 1 Hz interference. These filters are realized by postfiltering the output of the sinc5 + sinc1 filter. For this reason, the sinc5 +

sinc1 filter must be selected when using the enhanced filters to achieve the specified settling time and noise performance. Table 23 shows the output data rates with the accompanying settling time, rejection, and rms noise. Figure 62 to Figure 69 show the frequency domain plots of the responses from the enhanced filters.

Table 23. Enhanced Filters Output Data Rate, Noise, Settling Time, and Rejection Using the Enhanced Filters

| Output Data Rate (SPS) | Settling Time (ms) | Simultaneous Rejection of 50 Hz \pm 1 Hz and 60 Hz \pm 1 Hz(dB)¹ | Noise (μV rms) | Peak-to-Peak Resolution (Bits) | Comments |
|-----------------------------------|-------------------------------|--|--|---|-----------------------------|
| Input Buffers Disabled | | | | | |
| 27.27 | 36.67 | 47 | 0.22 | 22.7 | See Figure 62 and Figure 65 |
| 25 | 40.0 | 62 | 0.2 | 22.9 | See Figure 63 and Figure 66 |
| 20 | 50.0 | 85 | 0.2 | 22.9 | See Figure 64 and Figure 67 |
| 16.667 | 60.0 | 90 | 0.17 | 23 | See Figure 68 and Figure 69 |
| Input Buffers Enabled | | | | | |
| 27.27 | 36.67 | 47 | 0.22 | 22.7 | See Figure 62 and Figure 65 |
| 25 | 40.0 | 62 | 0.22 | 22.7 | See Figure 63 and Figure 66 |
| 20 | 50.0 | 85 | 0.21 | 22.8 | See Figure 64 and Figure 67 |
| 16.667 | 60.0 | 90 | 0.21 | 22.8 | See Figure 68 and Figure 69 |

¹ Master clock = 16.00 MHz.




Figure 62. 27.27 SPS ODR, 36.67 ms Settling Time




Figure 63. 25 SPS ODR, 40 ms Settling Time




Figure 64. 20 SPS ODR, 50 ms Settling Time




Figure 65. 27.27 SPS ODR, 36.67 ms Settling Time




Figure 66. 25 SPS ODR, 40 ms Settling Time




Figure 67. 20 SPS ODR, 50 ms Settling Time




Figure 68. 16.667 SPS ODR, 60 ms Settling Time




Figure 69. 16.667 SPS ODR, 60 ms Settling Time

OPERATING MODES

The AD7175-2 has a number of operating modes that can be set from the ADC mode register and interface mode register (see Table 27 and Table 28). These modes are as follows and are described in the following paragraphs:

- Continuous conversion mode
- Continuous read mode
- Single conversion mode
- Standby mode
- Power-down mode
- Calibration modes (three)

CONTINUOUS CONVERSION MODE

Continuous conversion is the default power-up mode. The AD7175-2 converts continuously, and the RDY bit in the status register goes low each time a conversion is complete. If CS is low, the RDY output also goes low when a conversion is complete. To read a conversion, the user writes to the communications register, indicating that the next operation is a read of the data register.

When the data-word has been read from the data register, the DOUT/RDY pin goes high. The user can read this register additional times, if required. However, the user must ensure that the data register is not being accessed at the completion of the next conversion; otherwise, the new conversion word is lost.

When several channels are enabled, the ADC automatically sequences through the enabled channels, performing one conversion on each channel. When all channels have been converted, the sequence starts again with the first channel. The channels are converted in order from lowest enabled channel to highest enabled channel. The data register is updated as soon as each conversion is available. The RDY output pulses low each time a conversion is available. The user can then read the conversion while the ADC converts the next enabled channel.

If the DATA_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion data, are output each time the data register is read. The status register indicates the channel to which the conversion corresponds.




Figure 70. Continuous Conversion Mode

12468-071

CONTINUOUS READ MODE

In continuous read mode, it is not required to write to the communications register before reading ADC data; apply only the required number of SCLKs after RDY goes low to indicate the end of a conversion. When the conversion is read, RDY returns high until the next conversion is available. In this mode, the data can be read only once. The user must also ensure that the data-word is read before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD7175-2 to read the data word, the serial output register is reset shortly before the next conversion is complete, and the new conversion is placed in the output serial register. The ADC must be configured for continuous conversion mode to use continuous read mode.

To enable continuous read mode, set the CONTREAD bit in the interface mode register. When this bit is set, the only serial interface operations possible are reads from the data register. To exit continuous read mode, issue a dummy read of the ADC data register command (0x44) while the RDY output is low. Alternatively, apply a software reset, that is, 64 SCLKs with CS = 0 and DIN = 1. This resets the ADC and all register contents. These are the only commands that the interface recognizes after it is placed in continuous read mode. Hold DIN low in continuous read mode until an instruction is to be written to the device.

If multiple ADC channels are enabled, each channel is output in turn, with the status bits being appended to the data if DATA_STAT is set in the interface mode register. The status register indicates the channel to which the conversion corresponds.




Figure 71. Continuous Read Mode

12468-072

SINGLE CONVERSION MODE

In single conversion mode, the AD7175-2 performs a single conversion and is placed in standby mode after the conversion is complete. The RDY output goes low to indicate the completion of a conversion. When the data-word has been read from the data register, DOUT/RDY pin goes high. The data register can be read several times, if required, even when DOUT/RDY pin has gone high.

If several channels are enabled, the ADC automatically sequences through the enabled channels and performs a conversion on each channel. When a conversion is started, the DOUT/RDY pin goes high and remains high until a valid conversion is available and CS is low.

As soon as the conversion is available, the RDY output goes low. The ADC then selects the next channel and begins a conversion. The user can read the present conversion while the next conversion is being performed. As soon as the next conversion is complete, the data register is updated; therefore, the user has a limited period in which to read the conversion. When the ADC has performed a single conversion on each of the selected channels, it returns to standby mode.

If the DATA_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion, are output each time the data register is read. The two LSBs of the status register indicate the channel to which the conversion corresponds.




Figure 72. Single Conversion Mode

12468-073

STANDBY AND POWER-DOWN MODES

In standby mode, most blocks are powered down. The LDOs remain active so that registers maintain their contents. The internal reference remains active if enabled, and the crystal oscillator remains active if selected. To power down the reference in standby mode, set the REF_EN bit in the ADC mode register to 0. To power down the clock in standby mode, set the CLOCKSEL bits in the ADC mode register to 00 (internal oscillator).

In power-down mode, all blocks are powered down, including the LDOs. All registers lose their contents, and the GPIO outputs are placed in three-state. To prevent accidental entry to power-down mode, the ADC must first be placed in standby mode. Exiting power-down mode requires 64 SCLKs with CS = 0 and DIN = 1, that is, a serial interface reset. A delay of 500 μ s is recommended before issuing a subsequent serial interface command to allow the LDO to power up.

Figure 19 shows the internal reference settling time after returning from standby mode (setting REF_EN = 0 and then 1) and returning from power down.

CALIBRATION

The AD7175-2 allows a two-point calibration to be performed to eliminate any offset and gain errors. Three calibration modes eliminate these offset and gain errors on a per setup basis:

- Internal zero-scale calibration mode
- System zero-scale calibration mode
- System full-scale calibration mode

There is no internal full-scale calibration mode because this is calibrated in the factory at the time of production.

Only one channel can be active during calibration. After each conversion, the ADC conversion result is scaled using the ADC calibration registers before being written to the data register.

The default value of the offset register is 0x800000, and the nominal value of the gain register is 0x555555. The calibration range of the ADC gain is from $0.4 \times V_{REF}$ to $1.05 \times V_{REF}$. The following equations show the calculations that are used. In unipolar mode, the ideal relationship—that is, not taking into account the ADC gain error and offset error—is as follows:

$$Data = \left[\frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - (Offset - 0x800000) \right] \times \frac{Gain}{0x400000} \times 2$$

In bipolar mode, the ideal relationship—that is, not taking into account the ADC gain error and offset error—is as follows:

$$Data = \left[\frac{0.75 \times V_{IN}}{V_{REF}} \times 2^{23} - (Offset - 0x800000) \right] \times \frac{Gain}{0x400000} + 0x800000$$

To start a calibration, write the relevant value to the mode bits in the ADC mode register. The DOUT/RDY pin and the RDY bit in the status register go high when the calibration initiates. When the calibration is complete, the contents of the corresponding offset or gain register are updated, the RDY bit in the status register is reset and the RDY output pin returns low (if CS is low), and the AD7175-2 reverts to standby mode.

During an internal offset calibration, the selected positive analog input pin is disconnected, and both modulator inputs are connected internally to the selected negative analog input pin. For this reason, it is necessary to ensure that the voltage on the selected negative analog input pin does not exceed the allowed limits and is free from excessive noise and interference.

System calibrations, however, expect the system zero-scale (offset) and system full-scale (gain) voltages to be applied to the ADC pins before initiating the calibration modes. As a result, errors external to the ADC are removed.

From an operational point of view, treat a calibration like another ADC conversion. An offset calibration, if required, must always be performed before a full-scale calibration. Set the system software to monitor the RDY bit in the status register or the RDY output to determine the end of a calibration via a polling sequence or an interrupt-driven routine. All calibrations require a time equal to the settling time of the selected filter and output data rate to be completed.

An internal offset calibration, system zero-scale calibration, and system full-scale calibration can be performed at any output data rate. Using lower output data rates results in better calibration accuracy and is accurate for all output data rates. A new offset calibration is required for a given channel if the reference source for that channel is changed.

The offset error is typically $\pm 40 \mu$ V and an offset calibration reduces the offset error to the order of the noise. The gain error is factory calibrated at ambient temperature. Following this calibration, the gain error is typically ± 35 ppm of FSR.

The AD7175-2 provides the user with access to the on-chip calibration registers, allowing the microprocessor to read the calibration coefficients of the device and to write a calibration coefficients. A read or write of the offset and gain registers can be performed at any time except during an internal or self calibration.

DIGITAL INTERFACE

The programmable functions of the **AD7175-2** are controlled via the SPI serial interface. The serial interface of the **AD7175-2** consists of four signals: CS, DIN, SCLK, and DOUT/RDY. The DIN input transfers data into the on-chip registers, and DOUT output accesses data from the on-chip registers. SCLK is the serial clock input for the device, and all data transfers (either on DIN input or on DOUT output) occur with respect to the SCLK signal.

The DOUT/RDY pin also functions as a data ready signal, with the output going low if CS is low when a new data-word is available in the data register. The RDY output is reset high when a read operation from the data register is complete. The RDY output also goes high before updating the data register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated. Take care to avoid reading from the data register when the RDY output is about to go low. The best method to ensure that no data read occurs is to always monitor the RDY output; start reading the data register as soon as the RDY output goes low; and ensure a sufficient SCLK rate, such that the read is completed before the next conversion result. CS selects a device. It can decode the **AD7175-2** in systems where several components are connected to the serial bus.

Figure 2 and Figure 3 show timing diagrams for interfacing to the **AD7175-2** using CS to decode the device. Figure 2 shows the timing for a read operation from the **AD7175-2**, and Figure 3 shows the timing for a write operation to the **AD7175-2**. It is possible to read from the data register several times even though the RDY output returns high after the first read operation. However, care must be taken to ensure that the read operations are completed before the next output update occurs. In continuous read mode, the data register can be read only once.

The serial interface can operate in 3-wire mode by tying CS low. In this case, the SCLK, DIN, and DOUT/RDY pins communicate with the **AD7175-2**. The end of the conversion can also be monitored using the RDY bit in the status register.

The **AD7175-2** can be reset by writing 64 SCLKs with CS = 0 and DIN = 1. A reset returns the interface to the state in which it expects a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, allow a period of 500 μ s before addressing the serial interface.

CHECKSUM PROTECTION

The **AD7175-2** has a checksum mode that can improve interface robustness. Using the checksum ensures that only valid data is written to a register and allows data read from a register to be validated. If an error occurs during a register write, the CRC_ERROR bit is set in the status register. However, to ensure that the register write was successful, read back the register and verify the checksum.

For CRC checksum calculations during a write operation, the following polynomial is always used:

$$x^8 + x^2 + x + 1$$

During read operations, the user can select between this polynomial and a simpler XOR function. The XOR function requires less time to process on the host microcontroller than the polynomial-based checksum. The CRC_EN bits in the interface mode register enable and disable the checksum and allow the user to select between the polynomial check and the simple XOR check.

The checksum is appended to the end of each read and write transaction. The checksum calculation for the write transaction is calculated using the 8-bit command word and the 8-bit to 24-bit data. For a read transaction, the checksum is calculated using the command word and the 8-bit to 32-bit data output. Figure 73 and Figure 74 show SPI write and read transactions, respectively.




Figure 73. SPI Write Transaction with CRC




Figure 74. SPI Read Transaction with CRC

If checksum protection is enabled when continuous read mode is active, an implied read data command of 0x44 before every data transmission must be accounted for when calculating the checksum value. This implied read data command ensures a nonzero checksum value even if the ADC data equals 0x000000.

CRC CALCULATION

Polynomial

The checksum, which is eight bits wide, is generated using the polynomial

$$x^8 + x^2 + x + 1$$

To generate the checksum, the data is left shifted by eight bits to create a number ending in eight Logic 0s. The polynomial is aligned so that the MSB is adjacent to the leftmost Logic 1 of the new result, and the procedure is repeated. This process repeats until the original data is reduced to a value less than the polynomial.

This is the 8-bit checksum.

Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data)

An example of generating the 8-bit checksum using the polynomial based checksum is as follows:

| | | |
|--------------------------------|----------------------------------|-------------------------|
| Initial value | 011001010100001100100001 | |
| | 01100101010000110010000100000000 | left shifted eight bits |
| $x^8 + x^2 + x + 1$ | = 100000111 | polynomial |
| 100100100000110010000100000000 | | XOR result |
| 100000111 | | polynomial |
| 100011000110010000100000000 | | XOR result |
| 100000111 | | polynomial |
| 111111100100001000000000 | | XOR result |
| 100000111 | | polynomial value |
| 1111101110000100000000 | | XOR result |
| 100000111 | | polynomial value |
| 1111000000001000000000 | | XOR result |
| 100000111 | | polynomial value |
| 11100111000100000000 | | XOR result |
| 100000111 | | polynomial value |
| 110010010010000000 | | XOR result |
| 100000111 | | polynomial value |
| 100101010100000000 | | XOR result |
| 100000111 | | polynomial value |
| 1011011000000000 | | XOR result |
| 100000111 | | polynomial value |
| 11010110000000 | | XOR result |
| 100000111 | | polynomial value |
| 10101011000000 | | XOR result |
| 100000111 | | polynomial value |
| 1010001000 | | XOR result |
| 100000111 | | polynomial value |
| 10000110 | | checksum = 0x86 |

XOR Calculation

The checksum, which is 8 bits wide, is generated by splitting the data into bytes and then performing an XOR of the bytes.

Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data)

Using the previous example, divide into three bytes: 0x65, 0x43, and 0x21

| | |
|----------|------------|
| 01100101 | 0x65 |
| 01000011 | 0x43 |
| 00100110 | XOR result |
| 00100001 | 0x21 |
| 00000111 | CRC |

INTEGRATED FUNCTIONS

The [AD7175-2](#) has integrated functions that improve the usefulness of a number of applications as well as serve diagnostic purposes in safety conscious applications.

GENERAL-PURPOSE INPUT/OUTPUT

The [AD7175-2](#) has two general-purpose digital input/output pins: GPIO0 and GPIO1. They are enabled using the IP_EN0/IP_EN1 bits or the OP_EN0/OP_EN1 bits in the GPIOCON register. When the GPIO0 or GPIO1 pin is enabled as an input, the logic level at the pin is contained in the GP_DATA0 or GP_DATA1 bit, respectively. When the GPIO0 or GPIO1 pin is enabled as an output, the GP_DATA0 or GP_DATA1 bits, respectively, determine the logic level output at the pin. The logic levels for these pins are referenced to AVDD1 and AVSS; therefore, outputs have an amplitude of 5 V.

The SYNC/ERROR pin can also be used as a general-purpose output. When ERR_EN bits in the GPIOCON register are set to 11, the SYNC/ERROR pin operates as a general-purpose output. In this configuration, the ERR_DAT bit in the GPIOCON register determines the logic level output at the pin. The logic level for the pin is referenced to IOVDD and DGND.

Both GPIOs and the SYNC/ERROR pin, when set as general-purpose outputs, have an active pull-up.

EXTERNAL MULTIPLEXER CONTROL

If an external multiplexer increases the channel count, the multiplexer logic pins can be controlled via the [AD7175-2](#) GPIOx pins. With the MUX_IO bit, the GPIOx timing is controlled by the ADC; therefore, the channel change is synchronized with the ADC, eliminating any need for external synchronization.

DELAY

It is possible to insert a programmable delay before the [AD7175-2](#) begins to take samples. This delay allows an external amplifier or multiplexer to settle and can also alleviate the specification requirements for the external amplifier or multiplexer. Eight programmable settings, ranging from 0 μ s to 1 ms, can be set using the delay bits in the ADC mode register (Register 0x01, Bits[10:8]).

If a delay greater than 0 μ s is selected and the HIDE_DELAY bit in the ADC mode register is set to 0, this delay is added to the conversion time, regardless of selected output data rate.

When using the sinc5 + sinc1 filter, it is possible to hide this delay such that the output data rate remains the same as the output data rate without the delay enabled. If the HIDE_DELAY bit is set to 1 and the selected delay is less than half of the conversion time, the delay can be absorbed by reducing the number of averages the digital filter performs, which keeps the conversion time the same but can affect the noise performance.

The effect on the noise performance depends on the delay time compared to the conversion time. It is possible to absorb the delay only for output data rates less than 10 kSPS with the exception of the following four rates, which cannot absorb any delay: 397.5 SPS, 59.92 SPS, 49.96 SPS, and 16.66 SPS.

16-BIT/24-BIT CONVERSIONS

By default, the [AD7175-2](#) generates 24-bit conversions. However, the width of the conversions can be reduced to 16 bits. Setting the WL16 bit in the interface mode register to 1 rounds all data conversions to 16 bits. Clearing this bit sets the width of the data conversions to 24 bits.

DOUT_RESET

The serial interface uses a shared DOUT/RDY pin. By default, this pin outputs the RDY signal. During a data read, this pin outputs the data from the register being read. After the read is complete, the pin reverts to outputting the RDY signal after a short fixed period of time (t_s). However, this time may be too short for some microcontrollers and can be extended until the CS pin is brought high by setting the DOUT_RESET bit in the interface mode register to 1. This means that CS must frame each read operation and compete the serial interface transaction.

SYNCHRONIZATION

Normal Synchronization

When the SYNC_EN bit in the GPIOCON register is set to 1, the SYNC/ERROR pin functions as a synchronization input. The SYNC input lets the user reset the modulator and the digital filter without affecting any of the setup conditions on the device. This feature lets the user start to gather samples of the analog input from a known point, the rising edge of the SYNC input. The SYNC input must be low for at least one master clock cycle to ensure that synchronization occurs.

If multiple [AD7175-2](#) devices are operated from a common master clock, they can be synchronized so that their analog inputs are sampled simultaneously. This synchronization is normally done after each [AD7175-2](#) device performs a calibration or has calibration coefficients loaded into the calibration registers. A falling edge on the SYNC input resets the digital filter and the analog modulator and places the [AD7175-2](#) into a consistent known state. While the SYNC input is low, the [AD7175-2](#) is maintained in this known state. On the SYNC input rising edge, the modulator and filter are taken out of this reset state, and on the next master clock edge, the device starts to gather input samples again.

The device is taken out of reset on the master clock falling edge following the SYNC input low to high transition. Therefore, when multiple devices are being synchronized, take the SYNC input high on the master clock rising edge to ensure that all devices are released on the master clock falling edge. If the SYNC input is not taken high in sufficient time, a difference of one master clock cycle between the devices is possible; that is, the instant at which conversions are available differs from device to device by a maximum of one master clock cycle.

The SYNC input can also be used as a start conversion command for a single channel when in normal synchronization mode. In this mode, the rising edge of SYNC input starts a conversion, and the falling edge of the RDY output indicates when the conversion is complete. The settling time of the filter is required for each data register update. After the conversion is complete, bring the SYNC input low in preparation for the next conversion start signal.

Alternate Synchronization

In alternate synchronization mode, the SYNC input operates as a start conversion command when several channels of the **AD7175-2** are enabled. Setting the ALT_SYNC bit in the interface mode register to 1 enables an alternate synchronization scheme. When the SYNC input is taken low, the ADC completes the conversion on the current channel, selects the next channel in the sequence, and then waits until the SYNC input is taken high to commence the conversion. The RDY output goes low when the conversion is complete on the current channel, and the data register is updated with the corresponding conversion. Therefore, the SYNC input does not interfere with the sampling on the currently selected channel but allows the user to control the instant at which the conversion begins on the next channel in the sequence.

Alternate synchronization mode can be used only when several channels are enabled. It is not recommended to use this mode when a single channel is enabled.

ERROR FLAGS

The status register contains three error bits—ADC_ERROR, CRC_ERROR, and REG_ERROR—that flag errors with the ADC conversion, errors with the CRC check, and errors caused by changes in the registers, respectively. In addition, the ERROR output can indicate that an error has occurred.

ADC_ERROR

The ADC_ERROR bit in the status register flags any errors that occur during the conversion process. The flag is set when an over-range or underrange result is output from the ADC. The ADC also outputs all 0s or all 1s when an undervoltage or overvoltage occurs. This flag is reset only when the overvoltage or undervoltage is removed. It is not reset by a read of the data register.

CRC_ERROR

If the CRC value that accompanies a write operation does not correspond with the information sent, the CRC_ERROR flag is set. The flag is reset as soon as the status register is explicitly read.

REG_ERROR

The RE_ERROR flag is used in conjunction with the REG_CHECK bit in the interface mode register. When the REG_CHECK bit is set, the **AD7175-2** monitors the values in the on-chip registers. If a bit changes, the REG_ERROR bit is set. Therefore, for writes to the on-chip registers, set REG_CHECK to 0. When the registers have been updated, the REG_CHECK bit can be set to 1. The **AD7175-2** calculates a checksum of the on-chip registers. If one of the register values has changed, the REG_ERROR bit is set. If an error is flagged, the REG_CHECK bit must be set to 0 to clear the REG_ERROR bit in the status register. The register check function does not monitor the data register, status register, or interface mode register.

ERROR Input/Output

When the SYNC_EN bit in the GPIOCON register is set to 0, the SYNC/ERROR pin functions as an error input/output pin or a general-purpose output pin. The ERR_EN bits in the GPIOCON register determine the function of the pin.

With ERR_EN is set to 10, the SYNC/ERROR pin functions as an open-drain error output, ERROR. The three error bits in the status register (ADC_ERROR, CRC_ERROR, and REG_ERROR) are ORed, inverted, and mapped to the ERROR output. Therefore, the ERROR output indicates that an error has occurred. The status register must be read to identify the error source.

When ERR_EN is set to 01, the SYNC/ERROR pin functions as an error input, ERROR. The error output of another component can be connected to the **AD7175-2** ERROR input so that the **AD7175-2** indicates when an error occurs on either itself or the external component. The value on the ERROR input is inverted and ORed with the errors from the ADC conversion, and the result is indicated via the ADC_ERROR bit in the status register. The value of the ERROR input is reflected in the ERR_DAT bit in the status register.

The ERROR input/output is disabled when ERR_EN is set to 00. When the ERR_EN bits are set to 11, the SYNC/ERROR pin operates as a general-purpose output.

DATA_STAT

The contents of the status register can be appended to each conversion on the **AD7175-2**. This function is useful if several channels are enabled. Each time a conversion is output, the contents of the status register are appended. The two LSBs of the status register indicate to which channel the conversion corresponds. In addition, the user can determine if any errors are being flagged by the error bits.

IOSTRENGTH

The serial interface can operate with a power supply as low as 2 V. However, at this low voltage, the DOUT/RDY pin may not have sufficient drive strength if there is moderate parasitic capacitance on the board or the SCLK frequency is high. The IOSTRENGTH bit in the interface mode register increases the drive strength of the DOUT/RDY pin.

INTERNAL TEMPERATURE SENSOR

The [AD7175-2](#) has an integrated temperature sensor. The temperature sensor can be used as a guide for the ambient temperature at which the part is operating. This can be used for diagnostic purposes or as an indicator of when the application circuit must rerun a calibration routine to take into account a shift in operating temperature. The temperature sensor is selected using the crosspoint multiplexer and is selected the same as an analog input channel.

The temperature sensor requires the analog input buffers be enabled on both analog inputs. It is recommend that the input buffers are enabled, but this is not necessary for the measurement.

To use the temperature sensor, the first step is to calibrate the device in a known temperature (25°C) and take a conversion as a reference point. The temperature sensor has a nominal sensitivity of 470 μ V/K; the difference in this ideal slope and the slope measured can calibrate the temperature sensor. The temperature sensor is specified with a $\pm 2^\circ\text{C}$ typical accuracy after calibration at 25°C. The temperature can be calculated as follows:

$$\text{Temperature}(\text{ }^\circ\text{C}) = \left(\frac{\text{Conversion Result}}{477 \text{ } \mu\text{V}} \right) - 273.15$$

GROUNDING AND LAYOUT

The analog inputs and reference inputs are differential and, therefore, most of the voltages in the analog modulator are common-mode voltages. The high common-mode rejection of the device removes common-mode noise on these inputs. The analog and digital supplies to the [AD7175-2](#) are independent and connected to separate pins to minimize coupling between the analog and digital sections of the device. The digital filter provides rejection of broadband noise on the power supplies, except at integer multiples of the master clock frequency.

The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the [AD7175-2](#) is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the [AD7175-2](#) is high and the noise levels from the converter are so low, take care with regard to grounding and layout.

The PCB that houses the ADC must be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it results in the best shielding.

In any layout, the user must consider the flow of currents in the system, ensuring that the paths for all return currents are as close as possible to the paths the currents took to reach their destinations.

Avoid running digital lines under the device because this couples noise onto the die and allow the analog ground plane to run under the [AD7175-2](#) to prevent noise coupling. The power supply lines to the [AD7175-2](#) must use as wide a trace as

possible to provide low impedance paths and reduce glitches on the power supply line. Shield fast switching signals like clocks with digital ground to prevent radiating noise to other sections of the board and never run clock signals near the analog inputs. Avoid crossover of digital and analog signals. Run traces on opposite sides of the board at right angles to each other. This technique reduces the effects of feed through on the board. A microstrip technique is by far the best but is not always possible with a double-sided board.

Good decoupling is important when using high resolution ADCs. The [AD7175-2](#) has three power supply pins—AVDD1, AVDD2, and IOVDD. The AVDD1 and AVDD2 pins are referenced to AVSS, and the IOVDD pin is referenced to DGND. Decouple AVDD1 and AVDD2 with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to AVSS on each pin. Place the 0.1 μ F capacitor as close as possible to the device on each supply, ideally right up against the device. Decouple IOVDD with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to DGND. Decouple all analog inputs to AVSS. If an external reference is used, decouple the REF+ and REF- pins to AVSS.

The [AD7175-2](#) also has two on-board LDO regulators—one that regulates the AVDD2 supply and one that regulates the IOVDD supply. For the REGCAPA pin, it is recommended that 1 μ F and 0.1 μ F capacitors to AVSS be used. Similarly, for the REGCAPD pin, it is recommended that 1 μ F and 0.1 μ F capacitors to DGND be used.

If using the [AD7175-2](#) for split supply operation, a separate plane must be used for AVSS.

REGISTER SUMMARY

Table 24. Register Summary

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW | | | | |
|------|-----------|---------|-----------------------|------------|------------|--------------|------------|----------|--------------|------------|----------|--------|----|--|--|--|
| 0x00 | COMMS | [7:0] | WEN | R/W | RA | | | | CHANNEL | | 0x00 | W | | | | |
| 0x00 | STATUS | [7:0] | RDY | ADC_ERROR | CRC_ERROR | REG_ERROR | RESERVED | | DELAY | | 0x80 | R | | | | |
| 0x01 | ADCMODE | [15:8] | REF_EN | HIDE_DELAY | SING_CYC | RESERVED | | CLOCKSEL | | | | 0x8000 | RW | | | |
| | | [7:0] | RESERVED | MODE | | | RESERVED | | RESERVED | | | | | | | |
| 0x02 | IFMODE | [15:8] | RESERVED | | | ALT_SYNC | IOSTRENGTH | RESERVED | | DOUT_RESET | 0x0000 | RW | | | | |
| | | [7:0] | CONTREAD | DATA_STAT | REG_CHECK | RESERVED | CRC_EN | | RESERVED | WL16 | | | | | | |
| 0x03 | REGCHECK | [23:16] | REGISTER_CHECK[23:16] | | | | | | | | 0x000000 | R | | | | |
| | | [15:8] | REGISTER_CHECK[15:8] | | | | | | | | | | | | | |
| | | [7:0] | REGISTER_CHECK[7:0] | | | | | | | | | | | | | |
| 0x04 | DATA | [23:16] | DATA[23:16] | | | | | | | | 0x000000 | R | | | | |
| | | [15:8] | DATA[15:8] | | | | | | | | | | | | | |
| | | [7:0] | DATA[7:0] | | | | | | | | | | | | | |
| 0x06 | GPIOCON | [15:8] | RESERVED | | | MUX_IO | SYNC_EN | ERR_EN | | ERR_DAT | 0x0800 | RW | | | | |
| | | [7:0] | RESERVED | IP_EN1 | IP_EN0 | OP_EN1 | OP_EN0 | GP_DATA1 | GP_DATA0 | | | | | | | |
| 0x07 | ID | [15:8] | ID[15:8] | | | | | | | | 0x0CDX | R | | | | |
| | | [7:0] | ID[7:0] | | | | | | | | | | | | | |
| 0x10 | CH0 | [15:8] | CH_EN0 | RESERVED | SETUP_SEL0 | | RESERVED | | AINPOS0[4:3] | | 0x8001 | RW | | | | |
| | | [7:0] | AINPOS0[2:0] | | | AINNEG0 | | | | | | | | | | |
| 0x11 | CH1 | [15:8] | CH_EN1 | RESERVED | SETUP_SEL1 | | RESERVED | | AINPOS1[4:3] | | 0x0001 | RW | | | | |
| | | [7:0] | AINPOS1[2:0] | | | AINNEG1 | | | | | | | | | | |
| 0x12 | CH2 | [15:8] | CH_EN2 | RESERVED | SETUP_SEL2 | | RESERVED | | AINPOS2[4:3] | | 0x0001 | RW | | | | |
| | | [7:0] | AINPOS2[2:0] | | | AINNEG2 | | | | | | | | | | |
| 0x13 | CH3 | [15:8] | CH_EN3 | RESERVED | SETUP_SEL3 | | RESERVED | | AINPOS3[4:3] | | 0x0001 | RW | | | | |
| | | [7:0] | AINPOS3[2:0] | | | AINNEG3 | | | | | | | | | | |
| 0x20 | SETUPCON0 | [15:8] | RESERVED | | | BI_UNIPOLAR0 | REFBUFO+ | REFBUFO- | AINBUFO+ | AINBUFO- | 0x1320 | RW | | | | |
| | | [7:0] | BURNOUT_EN0 | RESERVED | REF_SEL0 | | RESERVED | | | | | | | | | |
| 0x21 | SETUPCON1 | [15:8] | RESERVED | | | BI_UNIPOLAR1 | REFBUF1+ | REFBUF1- | AINBUF1+ | AINBUF1- | 0x1320 | RW | | | | |
| | | [7:0] | BURNOUT_EN1 | RESERVED | REF_SEL1 | | RESERVED | | | | | | | | | |
| 0x22 | SETUPCON2 | [15:8] | RESERVED | | | BI_UNIPOLAR2 | REFBUF2+ | REFBUF2- | AINBUF2+ | AINBUF2- | 0x1320 | RW | | | | |
| | | [7:0] | BURNOUT_EN2 | RESERVED | REF_SEL2 | | RESERVED | | | | | | | | | |
| 0x23 | SETUPCON3 | [15:8] | RESERVED | | | BI_UNIPOLAR3 | REFBUF3+ | REFBUF3- | AINBUF3+ | AINBUF3- | 0x1320 | RW | | | | |
| | | [7:0] | BURNOUT_EN3 | RESERVED | REF_SEL3 | | RESERVED | | | | | | | | | |
| 0x28 | FILTCONO | [15:8] | SINC3_MAP0 | RESERVED | | | ENHFILTEN0 | ENHFILT0 | | | | 0x0500 | RW | | | |
| | | [7:0] | RESERVED | ORDER0 | | ODR0 | | | | | | | | | | |
| 0x29 | FILTCON1 | [15:8] | SINC3_MAP1 | RESERVED | | | ENHFILTEN1 | ENHFILT1 | | | | 0x0500 | RW | | | |
| | | [7:0] | RESERVED | ORDER1 | | ODR1 | | | | | | | | | | |
| 0x2A | FILTCON2 | [15:8] | SINC3_MAP2 | RESERVED | | | ENHFILTEN2 | ENHFILT2 | | | | 0x0500 | RW | | | |
| | | [7:0] | RESERVED | ORDER2 | | ODR2 | | | | | | | | | | |
| 0x2B | FILTCON3 | [15:8] | SINC3_MAP3 | RESERVED | | | ENHFILTEN3 | ENHFILT3 | | | | 0x0500 | RW | | | |
| | | [7:0] | RESERVED | ORDER3 | | ODR3 | | | | | | | | | | |
| 0x30 | OFFSET0 | [23:0] | OFFSET0[23:0] | | | | | | | | 0x800000 | RW | | | | |
| 0x31 | OFFSET1 | [23:0] | OFFSET1[23:0] | | | | | | | | 0x800000 | RW | | | | |
| 0x32 | OFFSET2 | [23:0] | OFFSET2[23:0] | | | | | | | | 0x800000 | RW | | | | |
| 0x33 | OFFSET3 | [23:0] | OFFSET3[23:0] | | | | | | | | 0x800000 | RW | | | | |
| 0x38 | GAIN0 | [23:0] | GAIN0[23:0] | | | | | | | | 0x5XXXX0 | RW | | | | |
| 0x39 | GAIN1 | [23:0] | GAIN1[23:0] | | | | | | | | 0x5XXXX0 | RW | | | | |
| 0x3A | GAIN2 | [23:0] | GAIN2[23:0] | | | | | | | | 0x5XXXX0 | RW | | | | |
| 0x3B | GAIN3 | [23:0] | GAIN3[23:0] | | | | | | | | 0x5XXXX0 | RW | | | | |

REGISTER DETAILS

COMMUNICATIONS REGISTER

Address: 0x00, Reset: 0x00, Name: COMMS

All access to the on-chip registers must start with a write to the communications register. This write determines what register is next accessed and whether that operation is a write or a read.

Table 25. Bit Descriptions for COMMS

| Bits | Bit Name | Settings | Description | Reset | Access |
|-------|----------|--|--|-------|--------|
| 7 | WEN | | This bit must be low to begin communications with the ADC. | 0x0 | W |
| 6 | R/W | 0 1 | This bit determines if the command is a read or write operation. 0: Write command. 1: Read command. | 0x0 | W |
| [5:0] | RA | 000000 000001 000010 000011 000100 000110 000111 010000 010001 010010 010011 100000 100001 100010 100011 101000 101001 101010 101011 110000 110001 110010 110011 111000 111001 111010 111011 | The register address bits determine which register is to be read from or written to as part of the current communication. Status register. ADC mode register. Interface mode register. Register checksum register. Data register. GPIO configuration register. ID register. Channel 0 register. Channel 1 register. Channel 2 register. Channel 3 register. Setup Configuration 0 register. Setup Configuration 1 register. Setup Configuration 2 register. Setup Configuration 3 register. Filter Configuration 0 register. Filter Configuration 1 register. Filter Configuration 2 register. Filter Configuration 3 register. Offset 0 register. Offset 1 register. Offset 2 register. Offset 3 register. Gain 0 register. Gain 1 register. Gain 2 register. Gain 3 register. | 0x00 | W |

STATUS REGISTER

Address: 0x00, Reset: 0x80, Name: STATUS

The status register is an 8-bit register that contains ADC and serial interface status information. It can optionally be appended to the data register by setting the DATA_STAT bit in the interface mode register.

Table 26. Bit Descriptions for STATUS

| Bits | Bit Name | Settings | Description | Reset | Access |
|-------|-----------|----------|---|-------|--------|
| 7 | RDY | | <p>The status of RDY is output to the DOUT/RDY pin whenever CS is low and a register is not being read. This bit goes low when the ADC has written a new result to the data register. In ADC calibration modes, this bit goes low when the ADC has written the calibration result. RDY is brought high automatically by a read of the data register.</p> <p>0 New data result available.</p> <p>1 Awaiting new data result.</p> | 0x1 | R |
| 6 | ADC_ERROR | | <p>This bit by default indicates if an ADC overrange or underrange has occurred. The ADC result is clamped to 0xFFFFFFF for overrange errors and 0x0000000 for underrange errors. This bit is updated when the ADC result is written and is cleared at the next update after removing the overrange or underrange condition.</p> <p>0 No error.</p> <p>1 Error.</p> | 0x0 | R |
| 5 | CRC_ERROR | | <p>This bit indicates if a CRC error has taken place during a register write. For register reads, the host microcontroller determines if a CRC error has occurred. This bit is cleared by a read of this register.</p> <p>0 No error.</p> <p>1 CRC error.</p> | 0x0 | R |
| 4 | REG_ERROR | | <p>This bit indicates if the content of one of the internal registers has changed from the value calculated when the register integrity check was activated. The check is activated by setting the REG_CHECK bit in the interface mode register. This bit is cleared by clearing the REG_CHECK bit.</p> <p>0 No error.</p> <p>1 Error.</p> | 0x0 | R |
| [3:2] | RESERVED | | These bits are reserved. | 0x0 | R |
| [1:0] | CHANNEL | | <p>These bits indicate which channel was active for the ADC conversion whose result is currently in the data register. This may be different from the channel currently being converted. The mapping is a direct map from the channel register; therefore, Channel 0 results in 0x0 and Channel 3 results in 0x3.</p> <p>00 Channel 0.</p> <p>01 Channel 1.</p> <p>10 Channel 2.</p> <p>11 Channel 3.</p> | 0x0 | R |

ADC MODE REGISTER**Address: 0x01, Reset: 0x8000, Name: ADCMODE**

The ADC mode register controls the operating mode of the ADC and the master clock selection. A write to the ADC mode register resets the filter and the RDY bits and starts a new conversion or calibration.

Table 27. Bit Descriptions for ADCMODE

| Bits | Bit Name | Settings | Description | Reset | Access |
|-------------|-----------------|--|--|--------------|---------------|
| 15 | REF_EN | 0 1 | Enables internal reference and outputs a buffered 2.5 V to the REFOUT pin. Disabled. Enabled. | 0x1 | RW |
| 14 | HIDE_DELAY | 0 1 | If a programmable delay has been set using the DELAY bits, this bit allows the delay to be hidden by absorbing the delay into the conversion time for selected data rates with the sinc5 + sinc1 filter. See the Delay section for more information. Enabled. Disabled. | 0x0 | RW |
| 13 | SING_CYC | 0 1 | This bit can be used when only a single channel is active to set the ADC to only output at the settled filter data rate. Disabled. Enabled. | 0x0 | RW |
| [12:11] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| [10:8] | DELAY | 000 001 010 011 100 101 110 111 | These bits allow a programmable delay to be added after a channel switch to allow settling of external circuitry before the ADC starts processing the input. 0 µs. 4 µs. 16 µs. 40 µs. 100 µs. 200 µs. 500 µs. 1 ms. | 0x0 | RW |
| 7 | RESERVED | | This bit is reserved; set this bit to 0. | 0x0 | R |
| [6:4] | MODE | 000 001 010 011 100 110 111 | These bits control the operating mode of the ADC. See the Operating Modes section for more information. Continuous conversion mode. Single conversion mode. Standby mode. Power-down mode. Internal offset calibration. System offset calibration. System gain calibration. | 0x0 | RW |
| [3:2] | CLOCKSEL | 00 01 10 11 | This bit selects the ADC clock source. Selecting internal oscillator also enables the internal oscillator. Internal oscillator. Internal oscillator output on XTAL2/CLKIO pin. External clock input on XTAL2/CLKIO pin. External crystal on XTAL1 and XTAL2/CLKIO pins. | 0x0 | RW |
| [1:0] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |

INTERFACE MODE REGISTER**Address: 0x02, Reset: 0x0000, Name: IFMODE**

The interface mode register configures various serial interface options.

Table 28. Bit Descriptions for IFMODE

| Bits | Bit Name | Settings | Description | Reset | Access |
|---------|------------|----------------|---|-------|--------|
| [15:13] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 12 | ALT_SYNC | | <p>This bit enables a different behavior of the <u>SYNC/ERROR</u> pin to allow the use of <u>SYNC/ERROR</u> as a control for conversions when cycling channels (see the description of the SYNC_EN bit in the GPIO Configuration Register section for details).</p> <p>0 Disabled. 1 Enabled.</p> | 0x0 | RW |
| 11 | IOSTRENGTH | | <p>This bit controls the drive strength of the DOUT/RDY pin. Set this bit when reading from the serial interface at high speed with a low IOVDD supply and moderate capacitance.</p> <p>0 Disabled (default). 1 Enabled.</p> | 0x0 | RW |
| [10:9] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 8 | DOUT_RESET | | <p>See DOUT_RESET section for more information.</p> <p>0 Disabled. 1 Enabled.</p> | 0x0 | RW |
| 7 | CONTREAD | | <p>This enables continuous read of the ADC data register. The ADC must be configured in continuous conversion mode to use continuous read. For more details, see the Operating Modes section.</p> <p>0 Disabled. 1 Enabled.</p> | 0x0 | RW |
| 6 | DATA_STAT | | <p>This enables the status register to be appended to the data register when read so that channel and status information are transmitted with the data. This is the only way to be sure that the channel bits read from the status register correspond to the data in the data register.</p> <p>0 Disabled. 1 Enabled.</p> | 0x0 | RW |
| 5 | REG_CHECK | | <p>This bit enables a register integrity checker, which can monitor any change in the value of the user registers. To use this feature, configure all other registers as desired, with this bit cleared. Then write to this register to set the REG_CHECK bit to 1. If the contents of any of the registers change, the REG_ERROR bit is set in the status register. To clear the error, set the REG_CHECK bit to 0. Neither the interface mode register nor the ADC data or status registers are included in the registers that are checked. If a register must have a new value written, this bit must first be cleared; otherwise, an error is flagged when the new register contents are written.</p> <p>0 Disabled. 1 Enabled.</p> | 0x0 | RW |
| 4 | RESERVED | | This bit is reserved; set this bit to 0. | 0x0 | R |
| [3:2] | CRC_EN | 00 01 10 | <p>Enables CRC protection of register reads/writes. CRC increases the number of bytes in a serial interface transfer by one. See the CRC Calculation section for more details.</p> <p>00 Disabled. 01 XOR checksum enabled for register read transactions; register writes still use CRC with these bits set. 10 CRC checksum enabled for read and write transactions.</p> | 0x00 | RW |
| 1 | RESERVED | | This bit is reserved; set this bit to 0. | 0x0 | R |

| Bits | Bit Name | Settings | Description | Reset | Access |
|------|----------|----------|---|-------|--------|
| 0 | WL16 | | Changes the ADC data register to 16 bits. The ADC is not reset by a write to the interface mode register; therefore, the ADC result is not rounded to the correct word length immediately after writing to these bits. The first new ADC result is correct. 0 24-bit data. 1 16-bit data. | 0x0 | RW |

REGISTER CHECK

Address: 0x03, Reset: 0x000000, Name: REGCHECK

The register check register is a 24-bit checksum calculated by exclusively OR'ing the contents of the user registers. The REG_CHECK bit in the interface mode register must be set for this to operate; otherwise, the register reads 0.

Table 29. Bit Descriptions for REGCHECK

| Bits | Bit Name | Settings | Description | Reset | Access |
|--------|----------------|----------|--|----------|--------|
| [23:0] | REGISTER_CHECK | | This register contains the 24-bit checksum of user registers when the REG_CHECK bit is set in the interface mode register. | 0x000000 | R |

DATA REGISTER

Address: 0x04, Reset: 0x000000, Name: DATA

The data register contains the ADC conversion result. The encoding is offset binary, or it can be changed to unipolar by the BI_UNIPOLARx bit in the setup configuration registers. Reading the data register brings the RDY bit and the RDY output high if it had been low. The ADC result can be read multiple times; however, because the RDY output has been brought high, it is not possible to know if another ADC result is imminent. After the command to read the ADC register is received, the ADC does not write a new result into the data register.

Table 30. Bit Descriptions for DATA

| Bits | Bit Name | Settings | Description | Reset | Access |
|--------|----------|----------|--|----------|--------|
| [23:0] | DATA | | This register contains the ADC conversion result. If DATA_STAT is set in the interface mode register, the status register is appended to this register when read, making this a 32-bit register. If WL16 is set in the interface mode register, this register is reduced to 16 bits. | 0x000000 | R |

GPIO CONFIGURATION REGISTER

Address: 0x06, Reset: 0x0800, Name: GPIOCON

The GPIO configuration register controls the general-purpose input/output pins of the ADC.

Table 31. Bit Descriptions for GPIOCON

| Bits | Bit Name | Settings | Description | Reset | Access |
|---------|----------|----------------------|---|-------|--------|
| [15:13] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 12 | MUX_IO | | This bit allows the ADC to control an external multiplexer, using GPIO0/GPIO1 in sync with the internal channel sequencing. The analog input pins used for a channel can still be selected on a per channel basis. Therefore, it is possible to have a 4-channel multiplexer in front of AIN0/AIN1 and another in front of AIN2/AIN3, giving a total of eight differential channels with the AD7175-2. However, only four channels at a time can be automatically sequenced. A delay can be inserted after switching an external multiplexer (see the DELAY bits in the ADC Mode Register section). | 0x0 | RW |
| 11 | SYNC_EN | | <p>This bit enables the <u>SYNC/ERROR</u> pin as a sync input. When the pin is low, this holds the ADC and filter in reset until <u>SYNC/ERROR</u> pin goes high. An alternative operation of the <u>SYNC/ERROR</u> pin is available when the ALT_SYNC bit in the interface mode register is set. This mode only works when multiple channels are enabled. In this case, a low on the <u>SYNC/ERROR</u> pin does not immediately reset the filter/modulator. Instead, if the <u>SYNC/ERROR</u> pin is low when the channel is due to be switched, the modulator and filter are prevented from starting a new conversion. Bringing <u>SYNC/ERROR</u> high begins the next conversion. This alternative sync mode allows <u>SYNC/ERROR</u> to be used while cycling through channels.</p> <p>0 Disabled. 1 Enabled.</p> | 0x1 | RW |
| [10:9] | ERR_EN | 00 01 10 11 | <p>These bits enable the <u>SYNC/ERROR</u> pin as an error input/output.</p> <p>00 Disabled. 01 <u>SYNC/ERROR</u> is an error input. The (inverted) readback state is OR'ed with other error sources and is available in the ADC_ERROR bit in the status register. The <u>SYNC/ERROR</u> pin state can also be read from the ERR_DAT bit in this register. 10 <u>SYNC/ERROR</u> is an open-drain error output. The status register error bits are OR'ed, inverted, and mapped to the <u>SYNC/ERROR</u> pin. The <u>SYNC/ERROR</u> pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed. 11 <u>SYNC/ERROR</u> is a general-purpose output. The status of the pin is controlled by the ERR_DAT bit in this register. This output is referenced between IOVDD and DGND, as opposed to the AVDD1 and AVSS levels used by the general-purpose input/output pins. The <u>SYNC/ERROR</u> pin has an active pull-up in this case.</p> | 0x0 | RW |
| 8 | ERR_DAT | | This bit determines the logic level at the <u>SYNC/ERROR</u> pin if the pin is enabled as a general-purpose output. This bit reflects the readback status of the pin if the pin is enabled as an input. | 0x0 | RW |
| [7:6] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 5 | IP_EN1 | 0 1 | This bit turns GPIO1 into an input. Inputs are referenced to AVDD1 or AVSS. 0 Disabled. 1 Enabled. | 0x0 | RW |
| 4 | IP_EN0 | 0 1 | This bit turns GPIO0 into an input. Inputs are referenced to AVDD1 or AVSS. 0 Disabled. 1 Enabled. | 0x0 | RW |
| 3 | OP_EN1 | 0 1 | This bit turns GPIO1 into an output. Outputs are referenced between AVDD1 and AVSS. 0 Disabled. 1 Enabled. | 0x0 | RW |
| 2 | OP_EN0 | 0 1 | This bit turns GPIO0 into an output. Outputs are referenced between AVDD1 and AVSS. 0 Disabled. 1 Enabled. | 0x0 | RW |
| 1 | GP_DATA1 | | This bit is the readback or write data for GPIO1. | 0x0 | RW |
| 0 | GP_DATA0 | | This bit is the readback or write data for GPIO0. | 0x0 | RW |

ID REGISTER**Address: 0x07, Reset: 0x0CDX, Name: ID**The ID register returns a 16-bit ID. For the [AD7175-2](#), this must be 0x0CDX.**Table 32. Bit Descriptions for ID**

| Bits | Bit Name | Settings | Description | Reset | Access |
|--------|----------|----------|--|--------|--------|
| [15:0] | ID | 0x0CDX | The ID register returns a 16-bit ID code that is specific to the ADC. AD7175-2 . | 0x0CDX | R |

CHANNEL REGISTER 0**Address: 0x10, Reset: 0x8001, Name: CH0**

The channel registers are 16-bit registers that select which channels are currently active, which inputs are selected for each channel, and which setup configures the ADC for that channel.

Table 33. Bit Descriptions for CH0

| Bits | Bit Name | Settings | Description | Reset | Access |
|---------|------------|---|--|-------|--------|
| 15 | CH_EN0 | 0 1 | This bit enables Channel 0. If more than one channel is enabled, the ADC automatically sequences between them. Disabled. Enabled (default). | 0x1 | RW |
| 14 | RESERVED | | This bit is reserved; set this bit to 0. | 0x0 | R |
| [13:12] | SETUP_SEL0 | 00 01 10 11 | These bits identify which of the four setups configure the ADC for this channel. A setup comprises a set of four registers: setup configuration register, filter configuration register, offset register, and gain register. All channels can use the same setup, in which case the same 2-bit value must be written to these bits on all active channels, or up to four channels can be configured differently. Setup 0. Setup 1. Setup 2. Setup 3. | 0x0 | RW |
| [11:10] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| [9:5] | AINPOS0 | 00000 00001 00010 00011 00100 10001 10010 10011 10100 10101 10110 | These bits select which input is connected to the positive input of the ADC for this channel. AIN0 (default). AIN1. AIN2. AIN3. AIN4. Temperature sensor+. Temperature sensor-. ((AVDD1 – AVSS)/5)+ (analog input buffers must be enabled). ((AVDD1 – AVSS)/5)- (analog input buffers must be enabled). REF+. REF-. | 0x0 | RW |

| Bits | Bit Name | Settings | Description | Reset | Access |
|-------|----------|---|--|-------|--------|
| [4:0] | AINNEG0 | 00000 00001 00010 00011 00100 10001 10010 10011 10100 10101 10110 | These bits select which input is connected to the negative input of the ADC for this channel. AIN0. AIN1 (default). AIN2. AIN3. AIN4. Temperature sensor+. Temperature sensor-. ((AVDD1 – AVSS)/5)+. ((AVDD1 – AVSS)/5)-. REF+. REF-. | 0x1 | RW |

CHANNEL REGISTER 1 TO CHANNEL REGISTER 3

Address: 0x11 to 0x13, Reset: 0x0001, Name: CH1 to CH3

The remaining three channel registers share the same layout as Channel Register 0.

Table 34. CH1 to CH3 Register Map

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|------|--------|--------------|----------|------------|---------|----------|-------|--------------|-------|--------|----|
| 0x11 | CH1 | [15:8] | CH_EN1 | RESERVED | SETUP_SEL1 | | RESERVED | | AINPOS1[4:3] | | 0x0001 | RW |
| | | [7:0] | AINPOS1[2:0] | | | AINNEG1 | | | | | | |
| 0x12 | CH2 | [15:8] | CH_EN2 | RESERVED | SETUP_SEL2 | | RESERVED | | AINPOS2[4:3] | | 0x0001 | RW |
| | | [7:0] | AINPOS2[2:0] | | | AINNEG2 | | | | | | |
| 0x13 | CH3 | [15:8] | CH_EN3 | RESERVED | SETUP_SEL3 | | RESERVED | | AINPOS3[4:3] | | 0x0001 | RW |
| | | [7:0] | AINPOS3[2:0] | | | AINNEG3 | | | | | | |

SETUP CONFIGURATION REGISTER 0**Address: 0x20, Reset: 0x1320, Name: SETUPCON0**

The setup configuration registers are 16-bit registers that configure the reference selection, input buffers, and output coding of the ADC.

Table 35. Bit Descriptions for SETUPCON0

| Bits | Bit Name | Settings | Description | Reset | Access |
|---------|--------------|----------------|---|-------|--------|
| [15:13] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 12 | BI_UNIPOLAR0 | 0 1 | This bit sets the output coding of the ADC for Setup 0. 0: Unipolar coded output. 1: Bipolar coded output (offset binary). | 0x1 | RW |
| 11 | REFBUF0+ | 0 1 | This bit enables or disables the REF+ input buffer. 0: REF+ buffer disabled. 1: REF+ buffer enabled. | 0x0 | RW |
| 10 | REFBUF0- | 0 1 | This bit enables or disables the REF- input buffer. 0: REF- buffer disabled. 1: REF- buffer enabled. | 0x0 | RW |
| 9 | AINBUF0+ | | This bit enables or disables the AIN+ input buffer. 0: AIN+ buffer disabled. 1: AIN+ buffer enabled. | 0x1 | RW |
| | | 0 1 | | | |
| 8 | AINBUF0- | 0 1 | This bit enables or disables the AIN- input buffer. 0: AIN- buffer disabled. 1: AIN- buffer enabled. | 0x1 | RW |
| 7 | BURNOUT_EN0 | | This bit enables a 10 μ A current source on the positive analog input selected and a 10 μ A current sink on the negative analog input selected. The burnout currents are useful in diagnosis of an open wire, whereby the ADC result goes to full scale. Enabling the burnout currents during measurement results in an offset voltage on the ADC. This means the strategy for diagnosing an open wire operates best by turning on the burnout currents at intervals, before or after precision measurements. | 0x00 | R |
| 6 | RESERVED | | These bits are reserved; set these bits to 0. | 0x00 | R |
| [5:4] | REF_SEL0 | 00 10 11 | These bits allow you to select the reference source for ADC conversion on Setup 0. 00: External Reference. 10: Internal 2.5 V Reference. This must also be enabled in the ADC mode register. 11: AVDD1 – AVSS. This can be used as a diagnostic to validate other reference values. | 0x2 | RW |
| [3:0] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |

SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 3**Address: 0x21 to 0x23, Reset: 0x1320, Name: SETUPCON1 to SETUPCON3**

The remaining three setup configuration registers share the same layout as Setup Configuration Register 0.

Table 36. SETUPCON1 to SETUPCON3 Register Map

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|-----------|--------|-------------|----------|-------|--------------|----------|----------|----------|----------|--------|----|
| 0x21 | SETUPCON1 | [15:8] | RESERVED | | | BI_UNIPOLAR1 | REFBUF1+ | REFBUF1- | AINBUF1+ | AINBUF1- | 0x1320 | RW |
| | | [7:0] | BURNOUT_EN1 | RESERVED | | REF_SEL1 | RESERVED | | | | | |
| 0x22 | SETUPCON2 | [15:8] | RESERVED | | | BI_UNIPOLAR2 | REFBUF2+ | REFBUF2- | AINBUF2+ | AINBUF2- | 0x1320 | RW |
| | | [7:0] | BURNOUT_EN2 | RESERVED | | REF_SEL2 | RESERVED | | | | | |
| 0x23 | SETUPCON3 | [15:8] | RESERVED | | | BI_UNIPOLAR3 | REFBUF3+ | REFBUF3- | AINBUF3+ | AINBUF3- | 0x1320 | RW |
| | | [7:0] | BURNOUT_EN3 | RESERVED | | REF_SEL3 | RESERVED | | | | | |

FILTER CONFIGURATION REGISTER 0

Address: 0x28, Reset: 0x0500, Name: FILTCON0

The filter configuration registers are 16-bit registers that configure the ADC data rate and filter options. Writing to any of these registers resets any active ADC conversion and restarts converting at the first channel in the sequence.

Table 37. Bit Descriptions for FILTCON0

| Bits | Bit Name | Settings | Description | Reset | Access |
|-------------|-----------------|---|--|--------------|---------------|
| 15 | SINC3_MAP0 | | If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter for Setup 0. All other options are eliminated. This allows fine tuning of the output data rate and filter notch for rejection of specific frequencies. The data rate when on a single channel equals $f_{MOD}/(32 \times \text{FILTCON0}[14:0])$. | 0x0 | RW |
| [14:12] | RESERVED | | These bits are reserved; set these bits to 0. | 0x0 | R |
| 11 | ENHFILTEN0 | 0 1 | This bit enables various postfilters for enhanced 50 Hz/60 Hz rejection for Setup 0. The ORDER0 bits must be set to 00 to select the sinc5 + sinc1 filter for this to work. Disabled. Enabled. | 0x0 | RW |
| [10:8] | ENHFILT0 | 010 011 101 110 | These bits select between various postfilters for enhanced 50 Hz/60 Hz rejection for Setup 0. 27 SPS, 47 dB rejection, 36.7 ms settling. 25 SPS, 62 dB rejection, 40 ms settling. 20 SPS, 86 dB rejection, 50 ms settling. 16.67 SPS, 92 dB rejection, 60 ms settling. | 0x5 | RW |
| 7 | RESERVED | | This bit is reserved; set this bit to 0. | 0x0 | R |
| [6:5] | ORDER0 | 00 11 | These bits control the order of the digital filter that processes the modulator data for Setup 0. Sinc5 + sinc1 (default). Sinc3. | 0x0 | RW |
| [4:0] | ODR0 | 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 | These bits control the output data rate of the ADC and, therefore, the settling time and noise for Setup 0. Rates shown as for sinc5 + sinc 1 filter. See Table 19 to Table 22. 250,000. 125,000. 62,500. 50,000. 31,250. 25,000. 15,625. 10,000. 5000. 2500. 1000. 500. 397.5. 200. 100. 59.92. 49.96. 20. 16.66. 10. 5. | 0x0 | RW |

FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 3**Address: 0x29 to 0x2B, Reset: 0x0500, Name: FILTCON1 to FILTCON3**

The remaining three filter configuration registers share the same layout as Filter Configuration Register 0.

Table 38. FILTCON1 to FILTCON3 Register Map

| Reg. | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
|------|----------|--------|------------|----------|-------|-------|------------|----------|-------|-------|--------|----|
| 0x29 | FILTCON1 | [15:8] | SINC3_MAP1 | RESERVED | | | ENHFILTEN1 | ENHFILT1 | | | 0x0500 | RW |
| | | [7:0] | RESERVED | ORDER1 | | ODR1 | | | | | | |
| 0x2A | FILTCON2 | [15:8] | SINC3_MAP2 | RESERVED | | | ENHFILTEN2 | ENHFILT2 | | | 0x0500 | RW |
| | | [7:0] | RESERVED | ORDER2 | | ODR2 | | | | | | |
| 0x2B | FILTCON3 | [15:8] | SINC3_MAP3 | RESERVED | | | ENHFILTEN3 | ENHFILT3 | | | 0x0500 | RW |
| | | [7:0] | RESERVED | ORDER3 | | ODR3 | | | | | | |

OFFSET REGISTER 0**Address: 0x30, Reset: 0x800000, Name: OFFSET0**

The offset (zero-scale) registers are 24-bit registers that can compensate for any offset error in the ADC or in the system.

Table 39. Bit Descriptions for OFFSET0

| Bits | Bit Name | Settings | Description | Reset | Access |
|--------|----------|----------|---|----------|--------|
| [23:0] | OFFSET0 | | Offset calibration coefficient for Setup 0. | 0x800000 | RW |

OFFSET REGISTER 1 TO OFFSET REGISTER 3**Address: 0x31 to 0x33, Reset: 0x800000, Name: OFFSET1 to OFFSET3**

The remaining three offset registers share the same layout as Offset Register 0.

Table 40. OFFSET1 to OFFSET3 Register Map

| Reg. | Name | Bits | | Reset | RW |
|------|---------|--------|---------------|----------|----|
| 0x31 | OFFSET1 | [23:0] | OFFSET1[23:0] | 0x800000 | RW |
| 0x32 | OFFSET2 | [23:0] | OFFSET2[23:0] | 0x800000 | RW |
| 0x33 | OFFSET3 | [23:0] | OFFSET3[23:0] | 0x800000 | RW |

GAIN REGISTER 0**Address: 0x38, Reset: 0x5XXXX0, Name: GAIN0**

The gain (full-scale) registers are 24-bit registers that can compensate for any gain error in the ADC or in the system.

Table 41. Bit Descriptions for GAIN0

| Bits | Bit Name | Settings | Description | Reset | Access |
|--------|----------|----------|---|----------|--------|
| [23:0] | GAIN0 | | Gain calibration coefficient for Setup 0. | 0x5XXXX0 | RW |


GAIN REGISTER 1 TO GAIN REGISTER 3**Address: 0x39 to 0x3B, Reset: 0x5XXXX0, Name: GAIN1 to GAIN3**

The remaining three gain registers share the same layout as Gain Register 0.

Table 42. GAIN1 to GAIN3 Register Map

| Reg. | Name | Bits | | Reset | RW |
|------|-------|--------|-------------|----------|----|
| 0x39 | GAIN1 | [23:0] | GAIN1[23:0] | 0x5XXXX0 | RW |
| 0x3A | GAIN2 | [23:0] | GAIN2[23:0] | 0x5XXXX0 | RW |
| 0x3B | GAIN3 | [23:0] | GAIN3[23:0] | 0x5XXXX0 | RW |

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD
*Figure 75. 24-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-24)*

ORDERING GUIDE

| Ordering Guide | | | |
|---------------------|-------------------|---|----------------|
| Models ¹ | Temperature Range | Package Description | Package Option |
| AD7175-2BRUZ | -40°C to +105°C | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD7175-2BRUZ-RL | -40°C to +105°C | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD7175-2BRUZ-RL7 | -40°C to +105°C | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| EVAL-AD7175-2SDZ | | Evaluation Board | |
| EVAL-SDP-CB1Z | | Evaluation Controller Board | |

¹ Z = RoHS Compliant Part.