LTC2208 Datasheet

• Sample Rate: 130Msps
• 78dBFS Noise Floor
• 100dB SFDR
• SFDR >83dB at 250MHz (1.5V_P-P Input Range)
• PGA Front End (2.25V_P-P or 1.5V_P-P Input Range)
• 700MHz Full Power Bandwidth S/H
• Optional Internal Dither
• Optional Data Output Randomizer
• LVDS or CMOS Outputs
• Single 3.3V Supply
• Power Dissipation: 1.25W
• Clock Duty Cycle Stabilizer
• Pin Compatible 14-Bit Version 130Msps:
  • LTC2208 (16-Bit)
  • LTC2208-14 (14-Bit)
• 64-Pin (9mm × 9mm)QFN Package

• Telecommunications
• Receivers
• Cellular Base Stations
• Spectrum Analysis
• Imaging Systems
• ATE

The LTC2208 is a 130Msps, sampling 16-bit A/D converter designed for digitizing high frequency, wide dynamic range signals up to input frequencies of 700MHz. The input range of the ADC can be optimized with the PGA front end.

The LTC2208 is perfect for demanding communications applications, with AC performance that includes 78dBFS Noise Floor and 100dB spurious free dynamic range (SFDR). Ultra low jitter of 70fs_RMS allows undersampling of high input frequencies with excellent noise performance. Maximum DC specs include ±4LSB INL, ±1LSB DNL (no missing codes) over temperature.

The digital output can be either differential LVDS or single-ended CMOS. There are two format options for the CMOS outputs: a single bus running at the full data rate or demultiplexed buses running at half data rate. A separate output power supply allows the CMOS output swing to range from 0.5V to 3.3V.

The ENC⁺ and ENC^– inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycle.