ADSP-TS203S Datasheet

500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM

Part No.:
ADSP-TS203S
Manufacturer:
Analog Devices, Inc.
Page:
48 Pages
Size:
744 KB
Views:
2
Update Time:
2025-02-14 15:52:00

ADSP-TS203S DataSheet Applicable Part

Part No. In Stock Price Packaging SPQ Marking MSL Pins Temp Range Package Description
SPQ:Standard Pack Quantity;MSL:Moisture Sensitivity Level

ADSP-TS203S DataSheet PDF

ADSP-TS203S Features

  • Static Superscalar architecture which supports 1, 8, 16 and 32-bit fixed point as well as floating point data processing
  • High performance 500 MHz, 2.0 ns instruction rate DSP core
  • 4 Mbit on-chip embedded DRAM internally organized in four banks with user-defined partitioning
  • 10 channel, zero overhead DMA controller
  • Four internal 128-bit wide internal buses providing a total memory bandwidth of 32 Gbytes per second
  • Single instruction multiple-data (SIMD) operation supported by two computation blocks each with an ALU, multiplier, shifter and 32-word register file
  • Assembly and C language programmability
  • Temperature Range: -40C to +85C

ADSP-TS203S Description

The ADSP-TS203S is a member of the TigerSHARC Processor family. Targeted at numerous signal processing applications that rely on multiple processors working together to execute computationally-intensive real-time functions, ADI's TigerSHARC Processor is well-suited to video and communication markets as well as defense, medical imaging, industrial instrumentation. The ADSP-TS203S features a static superscaler architecture which combines RISC, VLIW and standard DSP functionality. Native support of fixed and floating point data types, coupled with the leading edge multiprocessing capabilities allows the TigerSHARC Processor to offer unrivaled DSP performance. At a 500 MHz clock rate, the ADSP-TS203S offers the industry's highest 16-bit fixed-point and 32-bit floating-point performance. The ADSP-TS203S has a 32-bit 1024-point complex FFT time of 20.2 microseconds and provides 1500 MFLOPs per watt.

ADSP-TS203S Performance:
  • High performance 500 MHz, 2.0 ns instruction rate DSP core
  • Executes eight 16-bit MACs with 40-bit accumulation or two 32-bit MACs with 80-bit accumulation per cycle
  • Executes six single-precision floating point or twenty four 16-bit fixed point operations per cycle (3 GFLOPS or 12 GOPS performance)
  • 2-cycle, interlocked execution pipe
  • Parallelism allows the execution of up to four 32-bit instructions per cycle

The ADSP-TS201S is available in a 25x25mm inexpensive, BGA package. The TigerSHARC Processor is available for general purpose sampling today.

ADSP-TS203S Datasheet FAQs